

Proceedings of the 2011 Conference on Design & Architectures for Signal & Image Processing

(DASIP)

**Tampere, Finland
2-4 November 2011**



**IEEE Catalog Number: CFP11DAS-PRT
ISBN: 978-1-4577-0620-2**



Table of Contents

General Chairs & Program Chairs	7
Keynote & Invited Speakers	8
Program Committee	9
Session 1: System Simulation and Processor Generation	11
<i>A SystemC TLM Framework for Distributed Simulation of Complex Systems with Unpredictable Communication</i>	12
Julien Peeters, Nicolas Ventrux and Tanguy Sassolas	
<i>Performance Evaluation of an Automotive Distributed Architecture Based on HPAV Communication Protocol Using a Transaction Level Modeling Approach</i>	20
Takieddine Majdoub, Sebastien Le Nours, Olivier Pasquier and Fabienne Nouvel	
<i>MORPHEO: a High-Performance Processor Generator for a FPGA Implementation</i>	21
Mathieu Rosière, Nathalie Drach, Jean Lou Desbarbieux and Franck Wajsbürt	
<i>Design of a Processor Optimized for Syntax Parsing in Video Decoders</i>	31
Nicolas Siret, Jean-François Nezan and Aimad Rhatay	
Session 2: Low Power Design & Methodologies	44
<i>Fast and Accurate Hybrid Power Estimation Methodology for Embedded Systems</i>	45
Santhosh Kumar Rethinagiri, Rabie Ben Atallah, Eric Senn, Smail Niar and Jean-Luc Dekeyser	
<i>Embedded Operating Systems Energy Overhead</i>	52
Bassem Ouni, Cécile Belleudy, Sebastien Bilavarn and Eric Senn	
Session 3: Reconfigurable Systems & Tools for Signal & Image Processing: part 1	58
<i>Flexible VLIW Processor Based on FPGA for Real-Time Image Processing</i>	59
Vincent Brost, Charles Meunier, Debyo Saptono and Fan Yang	
<i>Acceleration of Image Reconstruction in 3D Ultrasound Computer Tomography: An Evaluation of CPU, GPU and FPGA Computing</i>	67
Matthias Birk, Alexander Guth, Michael Zapf, Matthias Balzer, Nicole Ruiter, Michael Hübner and Jürgen Becker	
<i>Task Model and Online Operating System API for Hardware Tasks in OLLAF Platform</i>	75
Samuel Garcia and Bertrand Granada	
Session 4: Signal and Image Processing on GPU82	
<i>DFG Implementation on Multi GPU Cluster with Computation-Communication Overlap</i>	83
Sylvain Huet, Vincent Boulos, Vincent Fristot and Luc Salvo	
<i>An Efficient Parallel Motion Estimation Algorithm and X264 Parallelization in CUDA</i>	91
Youngsub Ko, Youngmin Yi and Soonhoi Ha	
Session 5: Dynamic Architectures & Adaptive Management for Image & Signal Processing	99
<i>Middleware Approaches for Adaptivity of Kahn Process Networks on Networks-on-Chip</i>	100
Emanuele Cannella, Onur Derin and Todor Stefanov	
<i>FPGA Dynamic Reconfiguration Using the RVC Technology: Inverse Quantization Case Study</i>	108
Manel Hentati, Yassine Aoudni, Jean-François Nezan, Mohamed Abid and Olivier Deforges	
<i>Graphic Rendering Application Profiling on a Shared Memory MPSoC Architecture</i>	115
Matthieu Texier, Raphaël David, Karim Ben Chehida and Olivier Sentieys	

Session 6: Regular Session: Signal Processing and Processor Designs	122
<i>Speed VLSI Architecture for 2-D Lifting Discrete Wavelet Transform</i>	<i>123</i>
Anand Darji, Arun Chandorkar, S Merchant and Rajul Bansal	
<i>Pilot Studies of Wireless Sensor Networks: Practical Experiences</i>	<i>129</i>
Teemu Laukkarinen, Jukka Suhonen, Timo Hämäläinen and Marko Hännikäinen	
<i>Efficient Maximal Convex Custom Instruction Enumeration for Extensible Processors</i>	<i>137</i>
Chenglong Xiao and Emmanuel Casseau	
<i>Efficient FFT Pruning Algorithm for Non-Contiguous OFDM Systems</i>	<i>144</i>
Roberto Airoldi, Fabio Garzia and Jari Nurmi	
<i>Designing Processors Using MASs, a Modular and Lightweight Instruction-level Exploration Tool</i>	<i>150</i>
Matthieu Texier, Erwan Piriou, Matthieu Thévenin, and Raphaell David	
Session 7: Smart Image Sensors	156
<i>A New Approach to 3D Form Recognition within Video Capsule Endoscopic</i>	<i>157</i>
Jad Ayoub, Bertrand Granado, Olivier Romain and Yasser Mohanna	
<i>A System C AMS/TLM Platform for CMOS Video Sensors</i>	<i>164</i>
Fabio Cenni, Serge Scotti and Emmanuel Simeu	
Session 8: Methods & Tools for Dataflow Programming	170
<i>Hardware/Software Co-Design of Dataflow Programs for Reconfigurable Hardware and Multi-Core Platforms</i>	<i>171</i>
Ghislain Roquier, Endri Bezati, Richard Thavot and Marco Mattavelli	
<i>The Multi-Dataflow Composer Tool: A Runtime Reconfigurable HDL Platform Composer</i>	<i>178</i>
Francesca Palumbo, Nicola Carta and Luigi Raffo	
<i>A Unified Hardware/Software Co-Synthesis Solution for Signal Processing Systems</i>	<i>186</i>
Endri Bezati, Herve Yviquel, Mickael Raulet and Marco Mattavelli	
<i>Optimization Methodologies for Complex FPGA-Based Signal Processing Systems with CAL</i>	<i>192</i>
Ab Al-Hadi Ab Rahman, Hossam Amer, Anatoly Prihozhy, Christophe Lucarz and Marco Mattavelli	
Session 9: Reconfigurable Systems & Tools for Signal & Image Processing: Part 2	200
<i>Development of a Method for Image-Based Motion Estimation of a VTOL-MAV on FPGA</i>	<i>201</i>
Natalie Frietsch, Lars Braun, Matthias Birk, Michael Hübner, Gert F Trommer and Jürgen Becker	
<i>Real-Time Moving Object Detection for Video Surveillance System in FPGA</i>	<i>209</i>
Tomasz Kryjak, Mateusz Komorkiewicz and Marek Gorgon	
<i>An Approach to Self- Learning Multicore Reconfiguration Management Applied on Robotic Vision</i>	<i>217</i>
Walter Stechele, Jan Hartmann and Erik Maehle	
<i>Power Consumption Improvement with Residue Code for Fault Tolerance on SRAM FPGA</i>	<i>223</i>
Frederic Amiel, Thomas Ea and Vinay Vashishtha	

Poster Session: Main Track	229
<i>Embedded Systems Security: An Evaluation Methodology Against Side Channel Attacks</i>	<i>230</i>
Youssef Souissi, Jean-Luc Danger, Sylvain Guilley, Shivam Bhasin and Maxime Nassar	
<i>Interfacing and Scheduling Legacy Code within the Canals Framework.....</i>	<i>238</i>
Andreas Dahlin, Fareed Jokhio, Jérôme Gorin, Johan Lilius and Mickaël Raulet	
<i>Range-Free Algorithm for Energy-Efficient Indoor Localization in Wireless Sensor Networks.....</i>	<i>246</i>
Ville Kaseva, Timo Hämäläinen and Marko Hännikäinen	
<i>Application Workload Model Generation Methodologies for System-Level Design Exploration.....</i>	<i>254</i>
Jukka Saastamoinen and Jari Kreku	
<i>Flexible NoC-Based LDPC Code Decoder Implementation and Bandwidth Reduction Methods.....</i>	<i>261</i>
Carlo Condo and Guido Masera	
<i>FERONOC: Flexible and Extensible Router Implementation for Diagonal Mesh Topology</i>	<i>269</i>
Majdi Elhajji, Brahim Attia, Abdelkrim Zitouni, Samy Meftali, Jean-Luc Dekeyser and Rached Tourki	
<i>A New Algorithm for Realization of FIR Filters Using Multiple Constant Multiplications.....</i>	<i>277</i>
Mohsen Amiri Farahani, Eduardo Castillo Guerra and Bruce Colpitts	
<i>Analyzing Software Inter-Task Communication Channels on a Clustered Shared Memory Multi Processor System-on-Chip.....</i>	<i>284</i>
Daniela Genius and Nicolas Pouillon	
<i>Multiplier Free Filter Bank Based Concept for Blocker Detection in LTE Systems.....</i>	<i>292</i>
Thomas Schlechter	
<i>Practical Monitoring and Analysis Tool for WSN Testing.....</i>	<i>299</i>
Markku Hänninen, Jukka Suhonen, Timo D Hämäläinen and Marko Hännikäinen	
Poster Session: Reconfigurable Systems & Tools for Signal & Image Processing.....	307
<i>High Level Design of Adaptive Aistributed Controller for Partial Dynamic Reconfiguration in FPGA.....</i>	<i>308</i>
Sana Cherif, Chiraz Trabelsi, Samy Meftali and Jean-Luc Dekeyser	
<i>Methodology for Designing Partially Reconfigurable Systems Using Transaction-Level Modeling.....</i>	<i>316</i>
Francois Duhem, Fabrice Muller and Philippe Lorenzini	
Poster Session: Dynamic Architectures & Adaptive Management for Image & Signal Processing.....	323
<i>A Framework for the Design of Reconfigurable Fault Tolerant Architectures.....</i>	<i>324</i>
Sebastien Pillement, Hung Manh Pham, Olivier Pasquier and Sébastien Le Nours	
<i>High-Level Modelling and Automatic Generation of Dynamically Reconfigurable Systems.....</i>	<i>332</i>
Gilberto Ochoa, El-Bay Bourennane, Hassan Rabah and Ouassila Labbani	
Poster Session: Smart Image Sensors.....	340
<i>SystemC Modelization for Fast Validation of Imager Architectures</i>	<i>341</i>
Yves Blanchard	
Poster Session: Signal and Image Processing on GPU.....	346
<i>Parallelization of an Ultrasound Reconstruction Algorithm for Non-Destructive Testing on Multicore CPU and GPU</i>	<i>347</i>
Antoine Pédron, Lionel Lacassagne, Franck Bimbard and Stéphane Le Berre	