2011 20th Asian Test Symposium

(ATS 2011)

New Delhi, India
20 – 23 November 2011

IEEE Catalog Number: CFP11067-PRT
ISBN: 978-1-4577-1984-4

20th Asian Test Symposium

ATS 2011

Table of Contents

Message from General Co-chairs xiv

Message from Technical Program Co-chairs xv

Organizing Committee xvi

Program Committee xvii

Steering Committee xix

Reviewers xx

Session A1: Testing Clock and Timing

On Detecting Transition Faults in the Presence of Clock Delay Faults 1
Yoshinobu Higami, Hiroshi Takahashi, Shin-ya Kobayashi, and Kewal K. Saluja

Testing of Clock-Domain Crossing Faults in Multi-core System-on-Chip 7
Naghmeh Karimi, Zhiqiu Kong, Krishnendu Chakrabarty, Pallav Gupta, and Srinivas Patil

On-Chip Programmable Dual-Capture for Double Data Rate Interface Timing Test 15
Hyunjin Kim and Jacob A. Abraham

Time Domain Characterization and Test of High Speed Signals Using Incoherent Sub-sampling 21
Debesh Bhatta, Joshua W. Wells, and Abhijit Chatterjee

Session A2: Power Aware Testing I

Temperature Dependent Test Scheduling for Multi-core System-on-Chip 27
Chunhua Yao, Kewal K. Saluja, and Parameswaran Ramanathan

Test Scheduling for Multicore SoCs with Dynamic Voltage Scaling and Multiple Voltage Islands 33
Xrysovalantis Kavousianos, Krishnendu Chakrabarty, Arvind Jain, and Rubin Parekhji

Selective Test Response Collection for Low-Power Scan Testing with Well-Compressed Test Data 40
Dong Xiang and Zhen Chen

Low Power Test-Compression for High Test-Quality and Low Test-Data Volume 46
Vasileios Tenentes and Xrysovalantis Kavousianos

Session A3: Advanced Design for Testability Techniques

Multi-cycle Test with Partial Observation on Scan-Based BIST Structure 54
Yasuo Sato, Hisato Yamaguchi, Makoto Matsuzono, and Seiji Kajihara

SSTKR: Secure and Testable Scan Design through Test Key Randomization 60
Mohammed Abdul Razzaq, Virendra Singh, and Adit Singh

An Innovative Methodology for Scan Chain Insertion and Analysis at RTL 66
Lilia Zaourar, Yann Kieffer, and Chouki Aktouf

Adaptation of Standard RT Level BIST Architectures for System Level Communication Testing 72
Nastaran Nemati and Zainalabedin Navabi

Session A4: Power Aware Testing II

Rewind-Support for Peak Capture Power Reduction in Launch-Off-Shift Testing 78
Ozgur Sinanoglu

Low Power Decompressor and PRPG with Constant Value Broadcast 84
Michal Filipek, Yoshiaki Fukui, Hiroyuki Iwata, Grzegorz Mrugalski, Janusz Rajski, Masahiro Takakura, and Jerzy Tyszer

Effective Launch-to-Capture Power Reduction for LOS Scheme with Adjacent-Probability-Based X-Filling 90
K. Miyase, Y. Uchinodan, K. Enokimoto, Y. Yamato, X. Wen, S. Kajihara, F. Wu, L. Dilillo, A. Bosio, P. Girard, and A. Virazel

Virtual Circuit Model for Low Power Scan Testing in Linear Decompressor-Based Compression Environment 96
Zhen Chen, Jia Li, Dong Xiang, and Yu Huang

Session A5: Defect Based Test Techniques

Test Pattern Selection for Defect-Aware Test 102
Yoshinobu Higami, Hiroshi Furutani, Takao Sakai, Shuichi Kameyama, and Hiroshi Takahashi

Efficient SAT-Based Search for Longest Sensitisable Paths 108
Matthias Sauer, Jie Jiang, Alexander Czutro, Ilia Polian, and Bernd Becker

Mapping Transaction Level Faults to Stuck-At Faults in Communication Hardware 114
Fatemeh Javaheri, Majid Namaki-Shoushtari, Parastoo Kamranfar, and Zainalabedin Navabi

On Generation of 1-Detect TDF Pattern Set with Significantly Increased SDD Coverage 120
Fang Bao, Ke Peng, Krishnendu Chakrabarty, and Mohammad Tehranipoor

Session A6: Advanced Techniques in Online Testing

Yield-per-Area Optimization for 6T-SRAMs Using an Integrated Approach to Exploit Spares and ECC to Efficiently Combat High Defect and Soft-Error Rates 126
Jae Chul Cha and Sandeep K. Gupta

A Hybrid Fault Tolerant Architecture for Robustness Improvement of Digital Circuits 136
D.A. Tran, A. Virazel, A. Bosio, L. Dilillo, P. Girard, S. Pravossoudovitch, and H.-J. Wunderlich

A New Architecture to Cross-Fertilize On-Line and Manufacturing Testing 142
P. Bernardi and M. Sonza Reorda

Online Test Macro Scheduling and Assignment in MPSoC Design 148
B. Khodabandeloo, S.A. Hoseini, S. Taheri, M.H. Haghbayan, M.R. Babaei, and Z. Navabi

Session A7: Innovative Techniques in Microprocessor Testing

Distributed Comparison Test Driven Multiprocessor Speed-Tuning: Targeting Performance Gains under Extreme Process Variations 154
Jayaram Natarajan, Joshua Wells, Abhijit Chatterjee, and Adit Singh

An Online Mechanism to Verify Datapath Execution Using Existing Resources in Chip Multiprocessors 161
Rance Rodrigues and Sandip Kundu

An Efficient 2-Phase Strategy to Achieve High Branch Coverage 167
Sarvesh Prabhu, Michael S. Hsiao, Saparya Krishnamoorthy, Loganathan Lingappan, Vijay Gangaram, and Jim Grundy

Soft Error Recovery Technique for Multiprocessor SOPC 175
Uroš Legat, Anton Biasizzo, and Franc Novak

Session A8: 3D IC Testing

Wrapper Chain Design for Testing TSVs Minimization in Circuit-Partitioned 3D SoC 181
Yuanqing Cheng, Lei Zhang, Yinhe Han, Jun Liu, and Xiaowei Li

Identification of Defective TSVs in Pre-Bond Testing of 3D ICs 187
Brandon Noia and Krishnendu Chakrabarty

A Unified Interconnects Testing Scheme for 3D Integrated Circuits 195
Chih-Yun Pai, Ruei-Ting Cu, Bo-Chuan Cheng, Liang-Bi Chen, and Katherine Shu-Min Li

Cost-Effective TSV Grouping for Yield Improvement of 3D-ICs 201
Yi Zhao, Saqib Khursheed, and Bashir M. Al-Hashimi

Session A9: Advanced Techniques in Fault Diagnosis II

Improved Fault Diagnosis for Reversible Circuits 207
Hongyan Zhang, Robert Wille, and Rolf Drechsler

Embedded Test for Highly Accurate Defect Localization 213
Abdullah Mumtaz, Michael E. Imhof, Stefan Holst, and Hans-Joachim Wunderlich

On Using Design Partitioning to Reduce Diagnosis Memory Footprint 219
Xiaoxin Fan, Huaxing Tang, Sudhakar M. Reddy, Wu-Tung Cheng, and Brady Benware

Exploring Impact of Faults on Branch Predictors' Power for Diagnosis of Faulty Module 226
Gunjan Bhattacharya, Ilora Maity, Biplab K. Sikdar, and Baisakhi Das

Session B1: Post-Silicon Debug and Validation

Post-Silicon Timing Validation Method Using Path Delay Measurements 232
Eun Jung Jang, Jaeyong Chung, Anne Gattiker, Sani Nassif, and Jacob A. Abraham

Backward Reasoning with Formal Properties: A Methodology for Bug Isolation on Simulation Traces 238
Anvesh Komuravelli, Srobona Mitra, Ansuman Banerjee, and Pallab Dasgupta

Design of a Test Processor for Asynchronous Chip Test 244
Steffen Zeidler, Christoph Wolf, Miloš Krstic, Frank Vater, and Rolf Kraemer

On Generating Vectors for Accurate Post-Silicon Delay Characterization 251
Prasanjeet Das and Sandeep K. Gupta

Session B2: Test Compression Techniques

Predicting Scan Compression IP Configurations for Better QoR 261
Jyotirmoy Saikia, Pramod Notiyath, Santosh Kulkarni, Ashok Anbalan, Rajesh Uppuluri, Tammy Fernandes, Parthajit Bhattacharya, and Rohit Kapur

Low Test Data Volume Low Power At-Speed Delay Tests Using Clock-Gating 267
Elham K. Moghaddam, Janusz Rajski, Sudhakar M. Reddy, and Jakub Janicki

Test Compression Based on Lossy Image Encoding 273
Hideyuki Ichihara, Yuka Iwamoto, Yuki Yoshikawa, and Tomoo Inoue

Multiscan-based Test Data Compression Using UBI Dictionary and Bitmask 279
Yang Yu, Gang Xi, and Liyan Qiao

Session B3: Advanced Techniques in Fault Diagnosis I

Diagnostic Test of Robust Circuits 285
Alejandro Cook, Sybille Hellebrand, Thomas Indlekofer, and Hans-Joachim Wunderlich

An Accurate Timing-Aware Diagnosis Algorithm for Multiple Small Delay Defects 291
Po-Juei Chen, Wei-Li Hsu, James C.-M. Li, Nan-Hsin Tseng, Kuo-Yin Chen, Wei-pin Changchien, and Charles C.C. Liu

Diagnosis of Multiple Scan-Chain Faults in the Presence of System Logic Defects 297
Zhen Chen, Sharad Seth, Dong Xiang, and Bhargab B. Bhattacharya

Diagnosing Multiple Slow Gates for Performance Tuning in the Face of Extreme Process Variations 303
Xi Qian, Adit D. Singh, and Abhijit Chatterjee

Session B4: Test Quality Improvement Techniques

A Process Monitor Based Speed Binning and Die Matching Algorithm 311
Sreejit Chakravarty

Optimized Test Error Detection by Probabilistic Retest Recommendation Models 317
Matthias Kirmse, Uwe Petersohn, and Elief Paffrath

Adaptive Test Framework for Achieving Target Test Quality at Minimal Cost 323
Baris Arslan and Alex Orailoglu

A Fault Criticality Evaluation Framework of Digital Systems for Error Tolerant Video Applications 329
Yuntan Fang, Huawei Li, and Xiaowei Li

Session B5: Advanced Memory Test Techniques I

Efficient Use of Unused Spare Columns to Improve Memory Error Correcting Rate 335
Umair Ishaq, Jihun Jung, Jaehoon Song, and Sungju Park

New Fault Detection Algorithm for Multi-level Cell Flash Memroies 341
Jaewon Cha, Ilwoong Kim, and Sungho Kang

A New Test Paradigm for Semiconductor Memories in the Nano-Era 347
Said Hamdioui, Venkataraman Krishnaswami, Ijeoma Sandra Irobi, and Zaid Al-Ars

On Defect Oriented Testing for Hybrid CMOS/Memristor Memory 353
Nor Zaidi Haron, Said Hamdioui, and Nor Zaidi Haron

Session B6: Advanced Techniques in RF/Mixed Signal Testing

Improving the Accuracy of RF Alternate Test Using Multi-VDD Conditions: Application to Envelope-Based Test of LNAs 359
Manuel J. Barragan, Rafaella Fiorelli, Gildas Leger, Adoración Rueda, and José L. Huertas

On Replacing an RF Test with an Alternative Measurement: Theory and a Case Study 365
Alexios Spyronasios, Louay Abdallah, Haralampos-G. Stratigopoulos, and Salvador Mir

Test and Diagnosis of Analog Circuits Using Moment Generating Functions 371
Suraj Sindia, Vishwani D. Agrawal, and Virendra Singh

Mixed-Signal Fault Equivalence: Search and Evaluation 377
Nuno Guerreiro and Marcelino Santos

Session B7: Test Automation and Analysis

Efficient BDD-based Fault Simulation in Presence of Unknown Values 383
Michael A. Kochte, Sandip Kundu, Kohei Miyase, Xiaoqing Wen, and Hans-Joachim Wunderlich

Analysis of Resistive Bridge Defect Delay Behavior in the Presence of Process Variation 389
Shida Zhong, Saqib Khursheed, Bashir M. Al-Hashimi, Sudhakar M. Reddy, and Krishnendu Chakrabarty

Automation of 3D-DfT Insertion 395
Sergej Deutsch, Vivek Chickermane, Brion Keller, Subhasish Mukherjee, Mario Konijnenburg, Erik Jan Marinissen, and Sandeep K. Goel

MarciaTesta: An Automatic Generator of Test Programs for Microprocessors' Data Caches 401
Stefano Di Carlo, Giulio Gambardella, Marco Indaco, Daniele Rolfo, and Paolo Prinetto

Session B8: Advanced Memory Test Techniques II

Testing for Parasitic Memory Effect in SRAMs 407
Sandra Irobi, Zaid Al-Ars, Said Hamdioui, and Claude Thibeault

Transient Noise Failures in SRAM Cells: Dynamic Noise Margin Metric 413
Elena I. Vătăjelu, Álvaro Gómez-Pau, Michel Renovell, and Joan Figueras

Fault Diagnosis in Memory BIST Environment with Non-march Tests 419
Grzegorz Mrugalski, Artur Pogiel, Nilanjan Mukherjee, Janusz Rajski, Jerzy Tyszer, and Pawel Urbanek

Characterizing Pattern Dependent Delay Effects in DDR Memory Interfaces 425
Atul Gupta, Ajay Kumar, and Manas Chhabra

Session B9: Innovative DFT Solutions

Breaking the Test Application Time Barriers in Compression: Adaptive Scan-Cyclical (AS-C) 432
Anshuman Chandra, Jyotirmoy Saikia, and Rohit Kapur

Exploiting Free LUT Entries to Mitigate Soft Errors in SRAM-based FPGAs 438
Keheng Huang, Yu Hu, Xiaowei Li, Gengxin Hua, Hongjin Liu, and Bo Liu

A Single-Configuration Method for Application-Dependent Testing of SRAM-based FPGA Interconnects 444
Haider A.F. Almurib, T. Nandha Kumar, and Fabrizio Lombardi

Multi-visit TAMs to Reduce the Post-Bond Test Length of 2.5D-SICs with a Passive Silicon Interposer Base 451
Chun-Chuan Chi, Erik Jan Marinissen, Sandeep Kumar Goel, and Cheng-Wen Wu

Special Session C1: Memory BIST Advances for Nanoscale Technologies

Physical-Aware Memory BIST Datapath Synthesis: Architecture and Case-Studies on Complex SoCs 457
V.R. Devanathan, Sunil Bhavsar, and Rajat Mehrotra

Failure Analysis and Test Solutions for Low-Power SRAMs 459
L.B. Zordan, A. Bosio, L. Dilillo, P. Girard, S. Pravossoudovitch, A. Todri, A. Virazel, and N. Badereddine

A Robust Solution for Embedded Memory Test and Repair 461
K. Darbinyan, G. Harutyunyan, S. Shoukourian, V. Vardanian, and Y. Zorian

Special Session C2: Advanced Test Topics I

Nand Flash Memory – Product Trends, Technology Overview, and Technical Challenges 463
Manuel A. d'Abreu

High Level Verification and Its Use at Pos-Silicon Debugging and Patching 464
Masahiro Fujita

Special Session C3: 3D Integrated Circuits: Design, Test and Yield

3D Specific Systems: Design and CAD 470
Paul D. Franzon, W. Rhett Davis, Thor Thorolfsson, and Samson Melamed

Testing and Design-for-Testability Techniques for 3D Integrated Circuits 474
Brandon Noia and Krishnendu Chakrabarty

Yield Improvement and Test Cost Optimization for 3D Stacked ICs 480
Said Hamdioui and Mottaqiallah Taouil

Special Session C4: Advanced Test Topics II

Integrated Design & Test: Conquering the Conflicting Requirements of Low-Power, Variation-Tolerance and Test Cost 486
Ashish Goel, Swaroop Ghosh, Mesut Meterelliyoz, Jeff Parkhurst, and Kaushik Roy

Special Session C5: Robust Systems Research Around the Globe

Dependable VLSI Program in Japan: Program Overview and the Current Status of Dependable VLSI Platform Project 492
Hidetoshi Onodera

Reliability: A Cross-Disciplinary and Cross-Layer Approach 496
Norbert Wehn

Underdesigned and Opportunistic Computing 498
Puneet Gupta and Rajesh K. Gupta

Special Session C6: Power-Aware Testing and Test of Low Power Designs

Power Aware Shift and Capture ATPG Methodology for Low Power Designs 500
Shray Khullar and Swapnil Bahl

Power-Aware Test Pattern Generation for At-Speed LOS Testing 506
A. Bosio, L. Dilillo, P. Girard, A. Todri, A. Virazel, K. Miyase, and X. Wen

Power Aware Embedded Test 511
Xijiang Lin, Elham Moghaddam, Nilanjan Mukherjee, Benoit Nadeau-Dostie, Janusz Rajski, and Jerzy Tyszer

Special Session C7: Post-SI Debug and Validation

Special Session C8: Embedded Tutorial Testability of Cyptographic Hardware and Detection of Hardware Trojans

Testability of Cryptographic Hardware and Detection of Hardware Trojans 517
Debdeep Mukhopadhyay and Rajat Subhra Chakraborty

Session C9: Board and System Level Testing

Test Scheduling in an IEEE P1687 Environment with Resource and Power Constraints 525
Farrokh Ghani Zadegan, Urban Ingelsson, Golnaz Asani, Gunnar Carlsson, and Erik Larsson

Automatic SoC Level Test Path Synthesis Based on Partial Functional Models 532
Anton Tsertov, Raimund Ubar, Artur Jutman, and Sergei Devadze

A Boundary Scan Circuit with Time-to-Digital Converter for Delay Testing 539
Hiroyuki Yotsuyanagi, Hiroyuki Makimoto, and Masaki Hashizume

Burst-Mode Transmission and Data Recovery for Multi-GHz Optical Packet Switching Network Testing 545
C. Gray, D.C. Keezer, H. Wang, and K. Bergman

Author Index 552