

2011 IEEE International Electron Devices Meeting

(IEDM 2011)

**Washington, DC, USA
5 – 7 December 2011**



**IEEE Catalog Number: CFP11IED-PRT
ISBN: 978-1-4577-0506-9**

TABLE OF CONTENTS

SESSION 1: PLENARY SESSION

1.1 The Evolution of Scaling from the Homogeneous Era to the Heterogeneous Era	1
<i>M. Bohr</i>	
1.2 Approach toward Achieving Sustainable Mobility	7
<i>T. Matsumoto</i>	
1.3 Extended Scalability and Functionalities of MRAM Based on Thermally Assisted Writing	11
<i>B. Dieny, R. Souza, S. Bandiera, M. Castro Souza, S. Auffret, B. Rodmacq, J. P. Nozieres, J. Hérault, E. Gapihan, I. L. Prejbeanu, C. Ducruet, C. Portemont, K. Mackay, B. Cambou</i>	

SESSION 2: NANO DEVICE TECHNOLOGY – GRAPHENE AND NANO OPTICAL DEVICES

2.1 High-Frequency Performance of Graphene Field Effect Transistors with Saturating IV-Characteristics	15
<i>I. Meric, C. R. Dean, S.-J. Han, L. Wang, K. A. Jenkins, J. Hone, K. L. Shepard</i>	
2.2 Graphene Technology with Inverted-T Gate and RF Passives on 200 mm Platform	19
<i>S.-J. Han, A. Valdes-Garcia, A. A. Bol, A. D. Franklin, D. Farmer, E. Kratschmer, K. A. Jenkins, W. Haensch</i>	
2.3 Assessment of Graphene Nanomesh and Nanoroad Transistors by Chemical Modification	23
<i>G. Seol, J. Guo</i>	
2.4 Is Graphene Contacting with Metal Still Graphene?	27
<i>K. Nagashio, T. Moriyama, R. Ifuku, T. Yamashita, T. Nishimura, A. Toriumi</i>	
2.5 Electrically Switchable Graphene Photo-Sensor Using Phase-Change Gate Filter for Non-Volatile Data Storage Application with High-Speed Data Writing and Access	31
<i>G. Zhang, T.-Z. Shen, H.-M. Li, D.-Y. Lee, C.-H. Ra, W. J. Yoo</i>	
2.6 A Novel Low Aspect-Ratio Si Nano-Hemisphere Surface Texturing Scheme for Ultrathin Film Solar Cells	35
<i>Y. L. Li, H. Y. Yu, J. S. Li, S. M. Wong, H. L. Zhu, N. Singh, P. G. Q. Lo, D. L. Kwong</i>	

SESSION 3: MEMORY TECHNOLOGY – PCM AND RRAM

3.1 PRAM Cell Technology and Characterization in 20nm Node Size	39
<i>M. J. Kang, T. J. Park, Y. W. Kwon, D. H. Ahn, Y. S. Kang, H. Jeong, S. J. Ahn, Y. J. Song, B. C. Kim, S. W. Nam, H. K. Kang, G. T. Jeong, C. H. Chung</i>	
3.2 A Low Power Phase Change Memory Using Thermally Confined TaN/TiN Bottom Electrode	43
<i>J. Y. Wu, M. Breitwisch, S. Kim, T. H. Hsu, R. Cheek, P. Y. Du, J. Li, E. K. Lai, Y. Zhu, T. Y. Wang, H. Y. Cheng, A. Schrott, E. A. Joseph, R. Dasaka, S. Raoux, M. H. Lee, H. L. Lung, C. Lam</i>	
3.3 Highly Productive PCRAM Technology Platform and Full Chip Operation: Based on 4F² (84nm Pitch) Cell Scheme for 1 Gb and Beyond	47
<i>S. H. Lee, H. C. Park, M. S. Kim, H. W. Kim, M. R. Choi, H. G. Lee, J. W. Seo, S. C. Kim, S. G. Kim, S. B. Hong, S. Y. Lee, J. U. Lee, Y. S. Kim, K. S. Kim, J. I. Kim, M. Y. Lee, H. S. Shin, S. J. Chae, J. H. Song, H. S. Yoon, J. M. Oh, S. K. Min, H. M. Lee, K. Hong, J. Cheong, S. Park, J. Ku, H. Shin, Y. Sohn, S. Park, T. Kim, Y. Kim, K. Park, C. Han, H. Kim, W. Kim, H. Kim, K. Choi, J. Lee, S. Hong</i>	
3.4 A High Performance Phase Change Memory with Fast Switching Speed and High Temperature Retention by Engineering the Ge_xSb_yTe_z Phase Change Material	51
<i>H.-Y. Cheng, T. H. Hsu, S. Raoux, J. Y. Wu, P. Y. Du, M. Breitwisch, Y. Zhu, E. K. Lai, E. Joseph, S. Mittal, R. Cheek, A. Schrott, S. C. Lai, H. L. Lung, C. Lam</i>	
3.5 Drift-Resilient Cell-State Metric for Multilevel Phase-Change Memory	55
<i>N. Papandreou, A. Sebastian, A. Pantazi, M. Breitwisch, C. Lam, H. Pozidis, E. Eleftheriou</i>	
3.6 Thermally-Assisted Ti/Pr_{0.7}Ca_{0.3}MnO₃ ReRAM with Excellent Switching Speed and Retention Characteristics	59
<i>S. Jung, M. Siddik, W. Lee, J. Park, X. Liu, J. Woo, G. Choi, J. Lee, N. Lee, Y. H. Jang, H. Hwang</i>	
3.7 Quantized Conductive Filament Formed by Limited Cu Source in Sub-5nm Era	63
<i>J. Park, W. Lee, M. Choe, S. Jung, M. Son, S. Kim, S. Park, J. Shin, D. Lee, M. Siddik, J. Woo, G. Choi, E. Cha, T. Lee, H. Hwang</i>	

SESSION 4: CIRCUIT AND DEVICE INTERACTION – EMERGING DEVICES AND CIRCUITS BEYOND CMS

4.1 Architecting Advanced Technologies for 14nm and Beyond with 3D FinFET Transistors for the Future SoC Applications (Invited)	67
<i>A. Keshavarzi, D. Somasekhar, M. Rashed, S. Ahmed, K. Maitra, R. Miller, A. Knorr, J. Cho, R. Augur, S. Banna, C.-H. Shaw, A. Halliyal, U. Schroeder, A. Wei, J. Eagly, K. Korablev, S. Luning, M.-R. Lin, S. Venkatesan, S. Kengeri, G. Bartlett</i>	
4.2 Novel V_{TH} Self-Adjusting MISFET with SiN Charge Trap Layer for Ultra Low Power LSI	71
<i>K. Tatsumura, A. Kawasumi, S. Kawanaka</i>	
4.3 A 600MHz MTJ-Based Nonvolatile Latch Making Use of Incubation Time in MTJ Switching	75
<i>T. Endoh, S. Togashi, F. Iga, Y. Yoshida, T. Ohsawa, H. Koike, S. Fukami, S. Ikeda, N. Kasai, N. Sakimura, T. Hanyu, H. Ohno</i>	
4.4 Phase Change Memory as Synapse for Ultra-Dense Neuromorphic Systems: Application to Complex Visual Pattern Extraction	79
<i>M. Suri, O. Bichler, D. Querlioz, O. Cueto, L. Perniola, V. Sousa, D. Vuillaume, C. Gamrat, B. Desalvo</i>	
4.5 Device Circuit Co-Design Using Classical and Non-Classical III-V Multi-Gate Quantum-Well FETs (MuQFETs)	83
<i>L. Liu, V. Saripalli, V. Narayanan, S. Datta</i>	
4.6 Overcoming Carbon Nanotube Variations through Co-Optimized Technology and Circuit Design	87
<i>J. Zhang, N. Patil, H.-S. P. Wong, S. Mitra</i>	

SESSION 5: MODELING AND SIMULATION – VARIABILITY AND STEEP SUB-THRESHOLD SLOPE DEVICES

5.1 Performance Limits of Superlattice-Based Steep-Slope Nanowire FETs	91
<i>E. Gnani, P. Maiorano, S. Reggiani, A. Gnudi, G. Baccarani</i>	
5.2 A Simulation Study of Strain Induced Performance Enhancements in InAs Nanowire Tunnel-FETs	95
<i>F. Conzatti, M. G. Pala, D. Esseni, E. Bano, L. Selmi</i>	
5.3 Two-Dimensional Quantum Mechanical Modeling of Band-to-Band Tunneling in Indirect Semiconductors	99
<i>W. G. Vandenberghe, B. Sorée, W. Magnus, M. V. Fischetti, A. S. Verhulst, G. Groeseneken</i>	
5.4 Statistical Variability and Reliability in Nanoscale FinFETs	103
<i>X. Wang, A. R. Brown, B. Cheng, A. Asenov</i>	
5.5 A Unified 3D Device Simulation of Random Dopant, Interface Trap and Work Function Fluctuations on High-k/Metal Gate Devices	107
<i>Y. Li, H.-W. Cheng, Y.-Y. Chiu, C.-Y. Yiu, H.-W. Su</i>	
5.6 Self-Heating Induced Feedback Effect on Drain Current Mismatch and Its Modeling	111
<i>J. J.-Y. Kuo, P. Su</i>	
5.7 Transistor Matching and Silicon Thickness Variation in ETSOI Technology	115
<i>T. B. Hook, M. Vinet, R. Murphy, S. Ponoht, L. Grenouillet</i>	

SESSION 6: CHARACTERIZATION, RELIABILITY AND YIELD – NANO SCALE CHARACTERIZATION, CIRCUITS

6.1 3D-Carrier Profiling in FinFETs Using Scanning Spreading Resistance Microscopy	119
<i>J. Mody, G. Zschätzsch, S. Kölling, A. De Keersgieter, G. Eneman, A. K. Kambham, C. Drijbooms, A. Schulze, T. Chiarella, N. Horiguchi, T.-Y. Hoffmann, P. Eyben, W. Vandervorst</i>	
6.2 Direct Two-Dimensional Electrostatic Potential Cross-Sectional Mapping of Sub-30-nm MOSFET under Operation Mode Using Electron Holography	123
<i>N. Ikarashi, H. Takeda, K. Yako, M. Hane</i>	
6.3 Time-Dependent Variability of High-k Based MOS Devices: Nanoscale Characterization and Inclusion in Circuit Simulators (Invited)	127
<i>M. Nafria, R. Rodriguez, M. Porti, J. Martin-Martinez, M. Lanza, X. Aymerich</i>	
6.4 Unexpected Failure during HBM ESD Stress in Nanometer-Scale nLDMOS-SCR Devices	131
<i>S.-H. Chen, S. Thijs, A. Griffoni, D. Linten, A. De Keersgieter, G. Groeseneken</i>	
6.5 Investigation of Stress Induced Voiding and Electromigration Phenomena on Direct Copper Bonding Interconnects for 3D Integration	135
<i>R. Taibi, L. Di Cioccio, C. Chappaz, M. Francou, J. Dechamp, P. Larre, S. Moreau, L.-L. Chapelon, R. Fortunier</i>	

6.6 High Density 3D LSI Technology Using W/Cu Hybrid TSVs	139
<i>M. Murugesan, H. Kino, A. Hashiguchi, C. Miyazaki, H. Shimamoto, H. Kobayashi, T. Fukushima, T. Tanaka, M. Koyanagi</i>	

SESSION 7: PROCESS TECHNOLOGY – 3D, HETEROGENEOUS LAYER INTEGRATION, AND SELF-ASSEMBLY PATTERNING

7.1 3D Copper TSV Integration, Testing and Reliability	143
<i>M. G. Farooq, T. L. Graves-Abe, W. F. Landers, C. Kothandaraman, B. A. Himmel, P. S. Andry, C. K. Tsang, E. Sprogis, R. P. Volant, K. S. Petrarca, K. R. Winstel, J. M. Safran, T. D. Sullivan, F. Chen, M. J. Shapiro, R. Hannon, R. Liptak, D. Berger, S. Iyer</i>	
7.2 Spatial Variation of TSV Capacitance and Method of Stabilization with Al₂O₃-Induced Negative Fixed Charge at the Silicon-Liner Interface	147
<i>L. Zhang, R. I. Made, H. Y. Li, S. Gao, G. Q. Lo, D. L. Kwong, C. S. Tan</i>	
7.3 Advances, Challenges and Opportunities in 3D CMOS Sequential Integration (Invited)	151
<i>P. Batude, M. Vinet, B. Previtali, C. Tabone, C. Xu, J. Mazurier, O. Weber, F. Andrieu, L. Tosti, L. Brevard, B. Sklenard, P. Coudrain, S. Bobba, H. Ben Jamaa, P.-E. Gaillardon, A. Pouydebasque, O. Thomas, C. Le Royer, J.-M. Hartmann, L. Sanchez, L. Baud, V. Carron, L. Clavelier, G. Micheli, S. Deleonibus, O. Faynot, T. Poiroux</i>	
7.4 Highly-Reliable BEOL-Transistor with Oxygen-Controlled InGaZnO and Gate/Drain Offset Design for High/Low Voltage Bridging I/O Operations	155
<i>K. Kaneko, N. Inoue, S. Saito, N. Furutake, H. Sunamura, J. Kawahara, M. Hane, Y. Hayashi</i>	
7.5 Carbon-Based Interconnect: Performance, Scaling and Reliability of 3D Stacked Multilayer Graphene System	159
<i>T. Yu, E. Kim, N. Jain, Y. Xu, R. Geer, B. Yu</i>	
7.6 A Novel Bottom-Up Ag Contact (30nm Diameter and 6.5 Aspect Ratio) Technology by Electroplating for 1Xnm and Beyond Technology	163
<i>C.-A. Jong, P.-J. Sung, M.-Y. Lee, F.-J. Hou, K. Wu, Y.-H. Su, B.-M. Chen, C.-W. Ho, R.-J. Chung, Y.-J. Lee, W.-F. Wu, C. Hu, F.-L. Yang</i>	
7.7 SRAM, NAND, DRAM Contact Hole Patterning using Block Copolymer Directed Self-Assembly Guided by Small Topographical Templates	167
<i>X.-Y. Bao, H. Yi, C. Bencher, L.-W. Chang, H. Dai, Y. Chen, P.-T. J. Chen, H.-S. P. Wong</i>	

SESSION 8: DISPLAYS, SENSORS, AND MEMS – IMAGE SENSORS

8.1 Extremely-Low-Noise CMOS Image Sensor with High Saturation Capacity	171
<i>K. Itonaga, K. Mizuta, T. Kataoka, M. Yanagita, H. Ikeda, H. Ishiwata, Y. Tanaka, T. Wakano, Y. Matoba, T. Oishi, R. Yamamoto, S. Arakawa, J. Komachi, M. Katsumata, S. Watanabe, S. Saito, T. Haruta, S. Matsumoto, K. Ohno, T. Ezaki, T. Nagano, T. Hirayama</i>	
8.2 High Performance 300mm Backside Illumination Technology for Continuous Pixel Shrinkage	175
<i>D. N. Yaung, B. C. Hsieh, C. C. Wang, J. C. Liu, T. J. Wang, W. D. Wang, C. C. Chuang, C. Chao, Y. L. Tu, C. S. Tsai, T. L. Hsu, F. Ramberg, W. P. Mo, H. Rhodes, D. Tai, V. C. Venezia, S. G. Wu</i>	
8.3 A 1.4µm Front-Side Illuminated Image Sensor with Novel Light Guiding Structure Consisting of Stacked Lightpipes	179
<i>H. Watanabe, J. Hirai, M. Katsuno, K. Tachikawa, S. Tsuji, M. Kataoka, S. Kawagishi, H. Kubo, H. Yano, S. Suzuki, G. Okazaki, K. Yamamoto, H. Fujinaka, T. Fujioka, M. Suzuki</i>	
8.4 Investigation of Dark Current Random Telegraph Signal in Pinned Photodiode CMOS Image Sensors	183
<i>V. Goiffon, C. Virmontois, P. Magnan</i>	
8.5 A CMOS Compatible Ge-on-Si APD Operating in Proportional and Geiger Modes at Infrared Wavelengths	187
<i>A. Sammak, M. Aminian, L. Qi, W. B. De Boer, E. Charbon, L. K. Nanver</i>	
8.6 Enhanced Angle Sensitive Pixels for Light Field Imaging	191
<i>S. Sivaramakrishnan, A. Wang, P. R. Gill, A. Molnar</i>	
8.7 A 192x108 Pixel ToF-3D Image Sensor with Single-Tap Concentric-Gate Demodulation Pixels in 0.13 µm Technology	195
<i>T. Y. Lee, Y. J. Lee, D. K. Min, S. H. Lee, W. H. Kim, S. H. Kim, J. K. Jung, I. Ovsianikov, Y. G. Jin, Y. D. Park, E. R. Fossum, C. H. Chung</i>	

SESSION 9: MEMORY TECHNOLOGY – FLASH MEMORIES

9.1 A Middle-1X nm NAND Flash Memory Cell (M1X-NAND) with Highly Manufacturable Integration Technologies.....	199
<i>J. Hwang, J. Seo, Y. Lee, S. Park, J. Leem, J. Kim, T. Hong, S. Jeong, K. Lee, H. Heo, H. Lee, P. Jang, K. Park, M. Lee, S. Baik, J. Kim, H. Kkang, M. Jang, J. Lee, G. Cho, J. Lee, B. Lee, H. Jang, S. Park, J. Kim, S. Lee, S. Aritome, S. Hong, S. Park</i>	
9.2 Scaling Feasibility Study of Planar Thin Floating Gate (FG) NAND Flash Devices and Size Effect Challenges Beyond 20nm	203
<i>H.-T. Lue, Y.-H. Hsiao, K.-Y. Hsieh, S.-Y. Wang, T. Yang, K.-C. Chen, C.-Y. Lu</i>	
9.3 A New Disturb Free Programming Scheme in Scaled NAND Flash Memory	207
<i>R. Shirota, C.-H. Huang, H. Arakawa</i>	
9.4 Embedded Flash Technologies and their Applications: Status & Outlook (Invited)	211
<i>R. Strenz</i>	
9.5 Scalability of Split-Gate Charge Trap Memories Down to 20nm for Low-Power Embedded Memories.....	215
<i>L. Masoero, G. Molas, F. Brun, M. Gély, J. P. Colonna, V. Della Marca, O. Cueto, E. Nowak, A. De Luca, P. Briancaeu, C. Charpin, R. Kies, A. Toffoli, D. Lafond, V. Delaye, F. Aussenac, C. Carabasse, S. Pauliac, C. Comboroure, G. Ghibaudo, S. Deleonibus, B. Salvo</i>	
9.6 Abnormal V_{TH}/V_{FB} Shift Caused by As-Grown Mobile Charges in Al_2O_3 and its Impacts on Flash Memory Cell Operations.....	219
<i>B. J. Tang, W. D. Zhang, J. F. Zhang, G. Van Den Bosch, B. Govoreanu, J. Van Houdt</i>	
9.7 Demonstration of Memory String with Stacked Junction-Less SONOS Realized on Vertical Silicon Nanowire.....	223
<i>Y. Sun, H. Y. Yu, N. Singh, K. C. Leong, E. Quek, G. Q. Lo, D. L. Kwong</i>	

SESSION 10: EMERGING TECHNOLOGIES – ENERGY HARVESTING DEVICES, CIRCUITS AND SYSTEMS

10.1 Recent Advances in Thermoelectrics (Invited).....	227
<i>M. Zebarjadi, G. Chen</i>	
10.2 Process Challenges of MEMS Harvesters and their Effect on Harvester Performance (Invited).....	231
<i>R. J. M. Vullers, R. Van Schaijk, M. Goedbloed, R. Elfrink, Z. Wang, C. Van Hoof</i>	
10.3 Ultra Low Power Microsystems Using RF Energy Scavenging (Invited).....	235
<i>M. P. Flynn, B. H. G. Rhew, J. Jaehun Jeong, J. A. Fredenburg</i>	
10.4 Research in Self-Powered Electronic Systems (Invited)	239
<i>D. Buss</i>	
10.5 Energy Harvesting and Implantable Medical Devices - First Order Selection Criteria (Invited).....	243
<i>C. L. Schmidt, E. R. Scott</i>	

SESSION 11: MODELING AND SIMULATION – GRAPHENE DEVICES AND ULTIMATE LOGIC ARCHITECTURES

11.1 Modeling All Spin Logic: Multi-Magnet Networks Interacting via Spin Currents (Invited)	247
<i>A. Sarkar, S. Srinivasan, B. Behin-Aein, S. Datta</i>	
11.2 Ultimate Device Scaling: Intrinsic Performance Comparisons of Carbon-Based, InGaAs, and Si Field-Effect Transistors for 5 nm Gate Length	251
<i>M. Luisier, M. Lundstrom, D. A. Antoniadis, J. Bokor</i>	
11.3 Ferroelectric Negative Capacitance MOSFET: Capacitance Tuning & Antiferroelectric Operation.....	255
<i>A. I. Khan, C. W. Yeung, C. Hu, S. Salahuddin</i>	
11.4 Nanodevices in Flatland: Two-Dimensional Graphene-Based Transistors with High I_{on}/I_{off} Ratio	259
<i>G. Fiori, A. Betti, S. Bruzzone, P. D'Amico, G. Iannaccone</i>	
11.5 Role of Dissipative Quantum Transport in DC, RF, and Self-Heating Characteristics of Short Channel Graphene FETs.....	263
<i>Y. Lu, J. Guo</i>	
11.6 Geometries and Electronic Structures of Graphene Adsorbed on SiO_2 (0001) Surfaces: The Possibility of Electronic Structure Tuning by an Insulating Substrate.....	267
<i>N. T. Cuong, M. Otani, S. Okada</i>	

11.7 Simulation of Graphene Nanoscale RF Transistors Including Scattering and Generation/Recombination Mechanisms	271
<i>A. Paussa, M. Geromel, P. Palestri, M. Bresciani, D. Esseni, L. Selmi</i>	

SESSION 12: CHARACTERIZATION, RELIABILITY, AND YIELD – MEMORY RELIABILITY

12.1 Understanding the Conduction and Switching Mechanism of Metal Oxide RRAM through Low Frequency Noise and AC Conductance Measurement and Analysis.....	275
<i>S. Yu, R. Jeyasingh, Y. Wu, H.-S. P. Wong</i>	
12.2 Conducting Mechanism of Atom Switch with Polymer Solid-Electrolyte.....	279
<i>K. Okamoto, M. Tada, T. Sakamoto, M. Miyamura, N. Banno, N. Iguchi, H. Hada</i>	
12.3 Physical Mechanisms of Endurance Degradation in TMO-RRAM.....	283
<i>B. Chen, Y. Lu, B. Gao, Y. H. Fu, F. F. Zhang, P. Huang, Y. S. Chen, L. F. Liu, X. Y. Liu, J. F. Kang, Y. Y. Wang, Z. Fang, H. Y. Yu, X. Li, X. P. Wang, N. Singh, G. Q. Lo, D. L. Kwong</i>	
12.4 Statistical Characterization of Current Paths in Narrow Poly-Si Channels.....	287
<i>R. Degraeve, M. Toledano-Luque, A. Suhane, G. Van Den Bosch, A. Arreghini, B. Tang, B. Kaczer, P. Roussel, G. S. Kar, J. Van Houdt, G. Groeseneken</i>	
12.5 Explore Physical Origins of Resistance Drift in Phase Change Memory and its Implication for Drift-Insensitive Materials	291
<i>J. Li, B. Luan, T. H. Hsu, Y. Zhu, G. Martyna, D. News, H. Y. Cheng, S. Raoux, H. L. Lung, C. Lam</i>	
12.6 Reliability Perspectives for High Density PRAM Manufacturing (Invited)	295
<i>S. J. Ahn, Y. Song, H. Jeong, B. Kim, Y.-S. Kang, D.-H. Ahn, Y. Kwon, S. W. Nam, G. Jeong, H. Kang, C. Chung</i>	

SESSION 13: QUANTUM POWER AND COMPOUND SEMICONDUCTOR DEVICES – PLANAR INGAAS FETS

13.1 Advancing CMOS beyond the Si Roadmap with Ge and III/V Devices (Invited)	299
<i>M. Heyns, A. Alian, G. Brammertz, M. Caymax, Y. C. Chang, L. K. Chu, B. De Jaeger, G. Eneman, F. Gencarelli, G. Groeseneken, G. Hellings, A. Hikavy, T. Y. Hoffmann, M. Houssa, C. Huyghebaert, D. Leonelli, D. Lin, R. Loo, W. Magnus, C. Merckling, M. Meuris, J. Mitard, L. Nyns, T. Orzali, R. Rooyackers, S. Sioncke, B. Soree, X. Sun, A. Vandooren, A. Verhulst, B. Vincent, N. Waldron, G. Wang, W. Wang, L. Witters</i>	
13.2 High Transconductance Self-Aligned Gate-Last Surface Channel In_{0.53}Ga_{0.47}As MOSFET.....	303
<i>M. Egard, L. Ohlsson, B. M. Borg, F. Lenrick, R. Wallenberg, L.-E. Wernersson, E. Lind</i>	
13.3 High Drain Current (>2A/mm) InGaAs Channel MOSFET at V_D=0.5V with Shrinkage of Channel Length by InP Anisotropic Etching	307
<i>Y. Yonai, T. Kanazawa, S. Ikeda, Y. Miyamoto</i>	
13.4 Enhancement Technologies and Physical Understanding of Electron Mobility in III-V n-MOSFETs with Strain and MOS Interface Buffer Engineering	311
<i>S. H. Kim, M. Yokoyama, N. Taoka, R. Nakane, T. Yasuda, O. Ichikawa, N. Fukuhara, M. Hata, M. Takenaka, S. Takagi</i>	
13.5 Performance Enhancement of P-Channel InGaAs Quantum-Well FETs by Superposition of Process-Induced Uniaxial Strain and Epitaxially-Grown Biaxial Strain	315
<i>L. Xia, V. Tokranov, S. R. Oktyabrsky, J. A. Del Alamo</i>	
13.6 f_T = 688 GHz and f_{max} = 800 GHz in L_g = 40 nm In_{0.7}Ga_{0.3}As mHEMTs with g_{m_max} > 2.7 mS/μm.....	319
<i>D.-H. Kim, B. Brar, J. A. Del Alamo</i>	

SESSION 14: DISPLAY, SENSORS, AND MEMS – NOVEL THIN FILM TRANSISTOR TECHNOLOGY

14.1 A Novel Silicon-On-Quartz (SOQ) Device for Optical Mobile Applications	323
<i>T. Nagata, H. Kanemaru, M. Ikegami, Y. Nagatomo, R. Nakamura, M. Handa, K. Uchibori</i>	
14.2 Highly Sensitive and Reliable X-Ray Detector with HgI₂ Photoconductor and Oxide Drive TFT	327
<i>S. I. Kim, S. W. Kim, J. C. Park, Y. Kim, S. W. Han, H. K. Kim, C. J. Kim, U.-I. Chung, I.-K. Yoo, K. Kim</i>	
14.3 Dual Gate Photo-Thin Film Transistor with High Photoconductive Gain for High Reliability, and Low Noise Flat Panel Transparent Imager	331
<i>S. Jeon, S.-E. Ahn, I. Song, Y. Jeon, Y. Kim, S. Kim, H. Choi, H. Kim, E. Lee, S. Lee, A. Nathan, J. Robertson, C. Kim, U.-I. Chung, I. Yoo, K. Kim</i>	
14.4 Sheet-Type Organic Active Matrix Amplifier System Using V_{th}-Tunable, Pseudo-CMOS Circuits with Floating-Gate Structure	335
<i>T. Yokota, T. Sekitani, T. Tokuhara, U. Zschieschang, H. Klauk, T.-C. Huang, M. Takamiya, T. Sakurai, T. Someya</i>	

14.5 Single-Grain Si TFTs Using Spin-Coated Liquid-Silicon	339
<i>J. Zhang, R. Ishihara, H. Tagagishi, R. Kawajiri, T. Shimoda, C. I. M. Beenakker</i>	
14.6 Temperature Dependent Electron Transport in Amorphous Oxide Semiconductor Thin Film Transistors	343
<i>S. Lee, A. Nathan, J. Robertson, K. Ghaffarzadeh, M. Pepper, S. Jeon, C. Kim, I.-H. Song, U.-I. Chung, K. Kim</i>	
14.7 A New Candidate for High Performance Transparent Electronic Circuits: Sol-Gel Based SnO₂/ZrO₂ Thin Film Transistors (Late News)	347
<i>J. Jang, R. Kitsomboonloha, V. Subramanian</i>	

SESSION 15: CIRCUIT AND DEVICE INTERACTION – PLATFORM TECHNOLOGY AND DESIGN OPTIMIZATION

15.1 Bulk Planar 20nm High-k/Metal Gate CMOS Technology Platform for Low Power and High Performance Applications	350
<i>H.-J. Cho, K.-I. Seo, W. C. Jeong, Y.-H. Kim, Y. D. Lim, W. W. Jang, J. G. Hong, S. D. Suk, M. Li, C. Ryou, H. S. Rhee, J. G. Lee, H. S. Kang, Y. S. Son, C. L. Cheng, S. H. Hong, W. S. Yang, S. W. Nam, J. H. Ahn, D. H. Lee, S. Park, M. Sadaaki, D. H. Cha, D. Kim, S. Sim, S. Hyun, C. Koh, B. Lee, S. Lee, M. Kim, Y. Bae, B. Yoon, S. Kang, J. Hong, S. Choi, D. Sohn, J. Yoon, C. Chung</i>	
15.2 Improving the Energy/Power Constraint for Technology Optimization	354
<i>D. J. Frank, L. Chang, W. Haensch</i>	
15.3 CMOS Device Design and Optimization from a Perspective of Circuit-Level Energy-Delay Optimization	358
<i>L. Wei, D. Antoniadis</i>	
15.4 Technology Roadmaps and Low Power SoC Design (Invited)	362
<i>G. Yeric</i>	
15.5 Assessment of Fully-Depleted Planar CMOS for Low Power Complex Circuit Operation	366
<i>Z. Ren, S. Mehta, J. Cai, S. Wu, Y. Zhu, T. Kanarsky, S. Kanakasabapathy, L. F. Edge, R. Zhang, P. Lindo, J. Koshy, K. Tabakman, P. Kulkarni, V. Sardesai, K. Cheng, A. Khakifirooz, B. Doris, H. Bu, D.-G. Park</i>	
15.6 Design-Friendly Scalability of Cost-Effective 28LP Technology Platform Featuring 2nd Generation Gate-First HK/MG Transistors without eSiGe	370
<i>H. Fukutome, D. H. Kim, S. M. Hwang, L. G. Jeong, S. C. Kim, J. C. Kim, I. Nakamatsu, M. K. Jung, W. C. Lee, Y. S. Kim, S. D. Kwon, G. H. Lyu, J. M. Youn, Y. M. Oh, M. H. Park, J. H. Ku, N.-I. Lee, E. S. Jung, S. Paak</i>	
15.7 Technology-Circuit Convergence for Full-SOC Platform in 28 nm and Beyond (Invited)	374
<i>F. Arnaud, S. Colquhoun, A. L. Mareau, S. Kohler, S. Jeannot, F. Hasbani, R. Paulin, S. Cremer, C. Charbuillet, G. Druais, P. Scheer</i>	

SESSION 16: NANO DEVICE TECHNOLOGY – NEW CONCEPT DEVICES AND ADVANCED GROUP IV

16.1 Ultra Low Power: Emerging Devices and Their Benefits for Integrated Circuits (Invited)	378
<i>A. M. Ionescu, L. De Michielis, N. Dagtekin, G. Salvatore, J. Cao, A. Rusu, S. Bartsch</i>	
16.2 Self-Depleted T-Gate Schottky Barrier Tunneling FET with Low Average Subthreshold Slope and High I_{ON}/I_{OFF} by Gate Configuration and Barrier Modulation	382
<i>Q. Huang, Z. Zhan, R. Huang, X. Mao, L. Zhang, Y. Qiu, Y. Wang</i>	
16.3 Complementary Thin-Base Symmetric Lateral Bipolar Transistors on SOI	386
<i>J. Cai, T. H. Ning, C. D'Emic, K. K. Chan, W. E. Haensch, J.-B. Yau, D.-G. Park</i>	
16.4 Experimental Evidence of Increased Deformation Potential at MOS Interface and Its Impact on Characteristics of ETSOI FETs	390
<i>T. Ohashi, T. Takahashi, N. Beppu, S. Oda, K. Uchida</i>	
16.5 First Demonstration of Ultrathin Body c-SiGe Channel FDSOI pMOSFETs Combined with SiGe(:B) RSD: Drastic Improvement of Electrostatics (V_{th,p} Tuning, DIBL) and Transport (μ₀, I_{sat}) Properties down to 23nm Gate Length	394
<i>C. Le Royer, A. Villalon, M. Cassé, D. Cooper, J. Mazurier, B. Prévitali, C. Tabone, P. Perreau, J.-M. Hartmann, P. Scheiblin, F. Allain, F. Andrieu, O. Weber, P. Batude, O. Faynot, T. Poiroux</i>	
16.6 GeSn Technology: Extending the Ge Electronics Roadmap	398
<i>S. Gupta, R. Chen, B. Magyari-Kope, H. Lin, B. Yang, A. Nainani, Y. Nishi, J. S. Harris, K. C. Saraswat</i>	
16.7 High-Mobility Germanium-Tin (GeSn) P-Channel MOSFETs Featuring Metallic Source/Drain and Sub-370° C Process Modules (Late News)	402
<i>G. Han, S. Su, C. Zhan, Q. Zhou, Y. Yang, L. Wang, P. Guo, W. Wei, C. P. Wong, Z. X. Shen, B. Cheng, Y.-C. Yeo</i>	

SESSION 17: MODELING AND SIMULATION- SIMULATION OF MEMORY DEVICES

17.1 Impact of Atomistic Doping and 3D Electrostatics on the Variability of RTN Time Constants in Flash Memories	405
<i>A. Mauri, N. Castellani, C. M. Compagnoni, A. Ghetti, P. Cappelletti, A. S. Spinelli, A. L. Lacaita</i>	
17.2 Filamentary-Switching Model in RRAM for Time, Energy and Scaling Projections (Invited)	409
<i>D. Ielmini</i>	
17.3 On the Stochastic Nature of Resistive Switching in Metal Oxide RRAM: Physical Modeling, Monte Carlo Simulation, and Experimental Characterization	413
<i>S. Yu, X. Guan, H.-S. P. Wong</i>	
17.4 Oxide-Based RRAM: Unified Microscopic Principle for both Unipolar and Bipolar Switching	417
<i>B. Gao, J. F. Kang, Y. S. Chen, F. F. Zhang, B. Chen, P. Huang, L. F. Liu, X. Y. Liu, Y. Y. Wang, X. A. Tran, Z. R. Wang, H. Y. Yu, A. Chin</i>	
17.5 Comprehensive Physical Modeling of Forming and Switching Operations in HfO₂ RRAM Devices	421
<i>L. Vandelli, A. Padovani, L. Larcher, G. Broglia, M. Montorsi, G. Ori, M. Montorsi, G. Bersuker, P. Pavan</i>	
17.6 Numerical Analysis of Domain Wall Propagation for Dense Memory Arrays	425
<i>C. Augustine, A. Raychowdhury, B. Behin-Aein, S. Srinivasan, J. Tschanz, V. K. De, K. Roy</i>	

SESSION 18: CHARACTERIZATION, RELIABILITY, AND YIELD-HIGH-K/METAL GATE RELIABILITY

18.1 Impact of TDDDB in MG/HK Devices on Circuit Functionality in Advanced CMOS Technologies	429
<i>A. Kerber, D. Lipp, M. Trentzsch, B. P. Linder, E. Cartier</i>	
18.2 Influence of Charge Trapping on Failure Detection and Its Distributions for nFET High-k Stacks	433
<i>E. Y. Wu, D. P. Ioannou, C. B. Larow</i>	
18.3 Improved High-k/Metal Gate Lifetime via Improved SILC Understanding and Mitigation	437
<i>M. Jo, C. Y. Kang, J. Huang, G. Bersuker, C. Young, P. Kirsch, R. Jammy</i>	
18.4 Fundamental Aspects of HfO₂-Based High-k Metal Gate Stack Reliability and Implications on t_{inv}-Scaling (Invited)	441
<i>E. Cartier, A. Kerber, T. Ando, M. M. Frank, K. Choi, S. Krishnan, B. Linder, K. Zhao, F. Monsieur, J. Stathis, V. Narayanan</i>	
18.5 Rejected-Superior NBTI Reliability of SiGe Channel pMOSFETs: Replacement Gate, FinFETs, and Impact of Body Bias	445
<i>J. Franco, B. Kaczer, G. Eneman, P. J. Roussel, T. Grasser, J. Mitard, L.-å. Ragnarsson, M. Cho, L. Witters, T. Chiarella, M. Togo, W.-E. Wang, A. Hikavy, R. Loo, N. Horiguchi, G. Groeseneken</i>	
18.6 Low Frequency Noise Variability in High-k/Metal Gate Stack 28nm Bulk and FD-SOI CMOS Transistors	449
<i>E. G. Ioannidis, S. Haendler, A. Bajolet, T. Pahrn, N. Planes, F. Arnaud, R. A. Bianchi, M. Haond, D. Golanski, J. Rosa, C. Fenouillet-Beranger, P. Perreau, C. A. Dimitriadis, G. Ghibaudo</i>	

SESSION 19: QUANTUM POWER AND COMPOUND SEMICONDUCTOR DEVICES – GAN DEVICES

19.1 Deeply-Scaled Self-Aligned-Gate GaN DH-HEMTs with Ultrahigh Cutoff Frequency	453
<i>K. Shinohara, D. Regan, A. Corrion, D. Brown, S. Burnham, P. J. Willadsen, I. Alvarado-Rodriguez, M. Cunningham, C. Butler, A. Schmitz, S. Kim, B. Holden, D. Chang, V. Lee, A. Ohoka, P. M. Asbeck, M. Micovic</i>	
19.2 Impact of GaN Channel Scaling in InAlN/GaN HEMTs	457
<i>D. S. Lee, B. Lu, M. Azize, X. Gao, S. Guo, D. Kopp, P. Fay, T. Palacios</i>	
19.3 W-Band Power Performance of AlGaIn/GaN DHFETs with Regrown n+ GaN Ohmic Contacts by MBE	461
<i>D. F. Brown, A. Williams, K. Shinohara, A. Kurdoghlian, I. Milosavljevic, P. Hashimoto, R. Grabar, S. Burnham, C. Butler, P. Willadsen, M. Micovic</i>	
19.4 Physics of Fluorine Plasma Ion Implantation for GaN Normally-Off HEMT Technology (Invited)	465
<i>K. J. Chen, L. Yuan, M. J. Wang, H. Chen, S. Huang, Q. Zhou, C. Zhou, B. K. Li, J. N. Wang</i>	
19.5 Electroluminescence Analysis of Time-Dependent Reverse-Bias Degradation of HEMTs: A Complete Model	469
<i>M. Meneghini, A. Stocco, M. Bertin, N. Ronchi, A. Chini, D. Marcon, G. Meneghesso, E. Zanoni</i>	

19.6 Si Trench Around Drain (STAD) Technology of GaN-DHFETs on Si Substrate for Boosting Power Performance	473
<i>P. Srivastava, H. Oprins, M. Van Hove, J. Das, P. E. Malinowski, B. Bakeroot, D. Marcon, D. Visalli, X. Kang, S. Lenci, K. Geens, J. Viaene, K. Cheng, M. Leys, I. De Wolf, S. Decoutere, R. P. Mertens, G. Borghs</i>	

SESSION 20: DISPLAYS, SENSORS, AND MEMS – RESONATORS AND RF MEMS

20.1 High Performance pMEMS™ Oscillators - The Next Generation Frequency References (Invited)	477
<i>H. Bhugra, Y. Wang, W. Pan, D. Lei, S. Lee</i>	
20.2 Ovenized High Frequency Oscillators Based on Aluminum Nitride Contour Mode MEMS Resonators	481
<i>A. Tazzoli, M. Rinaldi, G. Piazza</i>	
20.3 Gallium Nitride-on-Silicon Micromechanical Overtone Resonators and Filters.....	485
<i>A. Ansari, V. J. Gokhale, V. A. Thakar, J. Roberts, M. Rais-Zadeh</i>	
20.4 Platform for JFET-Based Sensing of RF MEMS Resonators in CMOS Technology.....	489
<i>E. Hwang, A. Driscoll, S. A. Bhawe</i>	
20.5 Switchable Wide Tuning Range Bandstop Filters for Frequency-Agile Radios	493
<i>Z. Wu, Y. Shim, M. Rais-Zadeh</i>	
20.6 A Metal Micromechanical Resonant Switch for On-Chip Power Applications.....	497
<i>Y. Lin, T. Riekkinen, W.-C. Li, E. Alon, C. T.-C. Nguyen</i>	

SESSION 23: NANO DEVICE TECHNOLOGY – CARBON NANO-TUBES AND SI-NANOWIRE DEVICES

23.1 Carbon Nanotube Electronics - Materials, Devices, Circuits, Design, Modeling, and Performance Projection (Invited).....	501
<i>H.-S. P. Wong, S. Mitra, D. Akinwande, C. Beasley, Y. Chai, H.-Y. Chen, X. Chen, G. Close, J. Deng, A. Hazeghi, J. Liang, A. Lin, L. S. Liyanage, J. Luo, J. Parker, N. Patil, M. Shulaker, H. Wei, L. Wei, J. Zhang</i>	
23.2 Air-Stable Technique for Fabricating n-Type Carbon Nanotube FETs	505
<i>H. Wei, H.-Y. Chen, L. Liyanage, H.-S. P. Wong, S. Mitra</i>	
23.3 High Device Yield Carbon Nanotube NFETs for High-Performance Logic Applications	509
<i>D. Shahrjerdi, A. D. Franklin, S. Oida, G. S. Tulevski, S.-J. Han, J. B. Hannon, W. Haensch</i>	
23.4 Systematic Understanding of Self-Heating Effects in Tri-Gate Nanowire MOSFETs Considering Device Geometry and Carrier Transport	513
<i>K. Ota, M. Saitoh, C. Tanaka, Y. Nakabayashi, T. Numata</i>	
23.5 Comprehensive Analysis of Ion Variation in Metal Gate FinFETs for 20nm and Beyond.....	517
<i>T. Matsukawa, Y. Liu, S.-I. O'Uchi, K. Endo, J. Tsukada, H. Yamauchi, Y. Ishikawa, H. Ota, S. Migita, Y. Morita, W. Mizubayashi, K. Sakamoto, M. Masahara</i>	
23.6 New Understanding of the Statistics of Random Telegraph Noise in Si Nanowire Transistors - The Role of Quantum Confinement and Non-Stationary Effects	521
<i>C. Liu, R. Wang, J. Zou, R. Huang, C. Fan, L. Zhang, J. Fan, Y. Ai, Y. Wang</i>	
23.7 Sub-10 nm Carbon Nanotube Transistor (Late News)	525
<i>A. D. Franklin, S.-J. Han, G. S. Tulevski, M. Luisier, C. M. Breslin, L. Gignac, M. S. Lundstrom, W. Haensch</i>	
23.8 Record High RF Performance for Epitaxial Graphene Transistors (Late News)	528
<i>Y. Q. Wu, D. B. Farmer, A. Valdes-Garcia, W. J. Zhu, K. A. Jenkins, C. Dimitrakopoulos, P. Avouris, Y.-M. Lin</i>	

SESSION 24: MEMORY TECHNOLOGY – RAM AND SPECIALTY MEMORIES

24.1 Extended Scalability of Perpendicular STT-MRAM towards Sub-20nm MTJ Node	531
<i>W. Kim, J. H. Jeong, Y. Kim, W. C. Lim, J. H. Kim, J. H. Park, H. J. Shin, Y. S. Park, K. S. Kim, S. H. Park, Y. J. Lee, K. W. Kim, H. J. Kwon, H. L. Park, H. S. Ahn, S. C. Oh, J. E. Lee, S. O. Park, S. Choi, H. K. Kang, C. Chung</i>	
24.2 Racetrack Memory: A High-Performance, Low-Cost, Non-Volatile Memory Based on Magnetic Domain Walls (Invited)	535
<i>L. Thomas, S.-H. Yang, K.-S. Ryu, B. Hughes, C. Rettner, D.-S. Wang, C.-H. Tsai, K.-H. Shen, S. P. Parkin</i>	
24.3 Racetrack Memory Cell Array with Integrated Magnetic Tunnel Junction Readout	539
<i>A. J. Annunziata, M. C. Gaidis, L. Thomas, C. W. Chien, C. C. Hung, P. Chevalier, E. J. O'Sullivan, J. P. Hummel, E. A. Joseph, Y. Zhu, T. Topuria, E. Delenia, P. M. Rice, S. S. P. Parkin, W. J. Gallagher</i>	

24.4 High-Density Charge Storage on Molecular Thin Films - Candidate Materials for High Storage Capacity Memory Cells	543
<i>S. Paydavosi, K. Aidala, P. R. Brown, P. Hashemi, T. P. Osedach, J. L. Hoyt, V. Bulovic</i>	
24.5 Ferroelectricity in Hafnium Oxide: CMOS Compatible Ferroelectric Field Effect Transistors	547
<i>T. S. Böscke, J. Müller, D. Bräuhäus, U. Schröder, U. Böttger</i>	
24.6 Multi-Functional Universal Device using a Band-Engineered Vertical Structure	551
<i>D.-I. Moon, J.-S. Oh, S.-J. Choi, S. Kim, J.-Y. Kim, M.-S. Kim, Y.-S. Kim, M.-H. Kang, J.-W. Kim, Y.-K. Choi</i>	
24.7 A High-Performance, High-Density 28nm eDRAM Technology with High-k/Metal-Gate	555
<i>K. C. Huang, Y. W. Ting, C. Y. Chang, K. C. Tu, K. C. Tzeng, H. C. Chu, C. Y. Pai, A. Katoch, W. H. Kuo, K. W. Chen, T. H. Hsieh, C. Y. Tsai, W. C. Chiang, H. F. Lee, A. Achyuthan, C. Y. Chen, H. W. Chin, M. J. Wang, C. J. Wang, C. S. Tsai, C. M. Oconnell, S. Natarajan, S. Wu, I. Wang, H. Hwang, L. Tran</i>	

SESSION 25: CIRCUIT AND DEVICE INTERACTION – LOW VOLTAGE DESIGN AND DEVICE VARIABILITY

25.1 Device-Circuit Interactions in Extremely Low Voltage CMOS Designs (Invited)	559
<i>H. Fuketa, T. Yasufuku, S. Iida, M. Takamiya, M. Nomura, H. Shinohara, T. Sakurai</i>	
25.2 Measuring Threshold Voltage Variability of 10G Transistors	563
<i>T. Mizutani, A. Kumar, T. Hiramoto</i>	
25.3 Chip-Level Power-Performance Optimization through Thermally-Driven Across-Chip Variation (ACV) Reduction	567
<i>X. Yu, O. Gluschenkov, N. D. Zamdmer, J. Deng, B. A. Goplen, H. S. Landis, L. R. Logan, J. A. Culp, Y. Liang, M. Cai, W. Lee, N. Rovedo, F. D. Tamweber, D. M. Lea, B. J. Greene, J. Sim, D. K. Slisner, A. I. Chou, P. Chang, H. Trombley, E. J. Nowak, S. V. Deshpande, W. Henson, A. Mocuta, K. Rim</i>	
25.4 Towards the Systematic Study of Aging Induced Dynamic Variability in Nano-MOSFETs: Adding the Missing Cycle-to-Cycle Variation Effects into Device-to-Device Variation	571
<i>C. Liu, J. Zou, R. Wang, R. Huang, X. Xu, J. Liu, H. Wu, Y. Wang</i>	
25.5 Drain Current Variability and MOSFET Parameters Correlations in Planar FDSOI Technology	575
<i>J. Mazurier, O. Weber, F. Andrieu, F. Allain, L. Tosti, L. Brévard, O. Rozeau, M.-A. Jaud, P. Perreau, C. Fenouillet-Beranger, F. A. Khaja, B. Colombeau, G. De Cock, G. Ghibaudo, M. Belleville, O. Faynot, T. Poiroux</i>	
25.6 New Layout Dependency in High-k/Metal Gate MOSFETs	579
<i>M. Hamaguchi, D. Nair, D. Jaeger, H. Nishimura, W. Li, M.-H. Na, C. Bernicot, J. Liang, K. Stahrenberg, K. Kim, M. Eller, K.-C. Lee, T. Iwamoto, Y.-W. Teh, S. Mori, Y. Takasu, J. H. Park, L. Song, N.-S. Kim, S. Kohler, H. Kothari, J.-P. Han, S. Miyake, H. Meer, F. Arnaud, K. Barla, M. Sherony, R. Donaton, M. Celik, K. Miyashita, V. Narayanan, R. Wachnik, M. Chudzik, J. Sudijono, J. Ku, J. Kim, M. Sekine, S. Johnson, W. Neumueller, R. Sampson, E. Kaste, R. Divakaruni, F. Matsuoka</i>	

SESSION 26: QUANTUM POWER AND COMPOUND SEMICONDUCTOR DEVICES – POWER DEVICES AND APPLICATIONS

26.1 NexFET Generation 2, New Way to Power	583
<i>B. Yang, S. Xu, J. Korec, J. Wang, O. Lopez, D. Jauregui, C. Kocon, J. Herbsommer, S. Molloy, G. Daum, H. Lin, C. Pearce, J. Noquil, J. Shen</i>	
26.2 GaN-Based Multi-Junction Diode with Low Reverse Leakage Current Using P-Type Barrier Controlling Layer	587
<i>D. Shibata, K. Kaibara, T. Murata, Y. Yamada, T. Morita, Y. Anda, M. Ishida, H. Ishida, T. Ueda, T. Tanaka, D. Ueda</i>	
26.3 Photon-Recycling GaN p-n Diodes Demonstrating Temperature-Independent, Extremely Low On-Resistance	591
<i>K. Mochizuki, K. Nomoto, Y. Hatakeyama, H. Katayose, T. Mishima, N. Kaneda, T. Tsuchiya, A. Terano, T. Ishigaki, T. Tsuchiya, R. Tsuchiya, T. Nakamura</i>	
26.4 Integrated Power Design Platform Based on Modeling Dynamic Behavior of GaN Devices	595
<i>K. Mizutani, H. Ueno, Y. Kudoh, S. Nagai, K. Inoue, N. Otsuka, T. Ueda, T. Tanaka, D. Ueda</i>	
26.5 High Performance SiC Trench Devices with Ultra-Low Ron (Invited)	599
<i>T. Nakamura, Y. Nakano, M. Aketa, R. Nakamura, S. Mitani, H. Sakairi, Y. Yokotsuji</i>	
26.6 Novel SiC Power MOSFET with Integrated Unipolar Internal Inverse MOS-Channel Diode	602
<i>M. Uchida, N. Horikawa, K. Tanaka, K. Takahashi, T. Kiyosawa, M. Hayashi, M. Niwayama, O. Kusumoto, K. Adachi, C. Kudou, M. Kitabatake</i>	

SESSION 27: CHARACTERIZATION, RELIABILITY, AND YIELD – MOSFET RELIABILITY – BT

27.1 Positive Bias Temperature Instability Degradation of InGaAs n-MOSFETs with Al₂O₃ Gate Dielectric.....	606
<i>G. F. Jiao, W. Cao, Y. Xuan, D. M. Huang, P. D. Ye, M. F. Li</i>	
27.2 Impact of Fermi Level Pinning inside Conduction Band on Electron Mobility of In_xGa_{1-x}As MOSFETs and Mobility Enhancement by Pinning Modulation.....	610
<i>N. Taoka, M. Yokoyama, S. H. Kim, R. Suzuki, R. Iida, S. Lee, T. Hoshii, W. Jevasuwan, T. Maeda, T. Yasuda, O. Ichikawa, N. Fukuhara, M. Hata, M. Takenaka, S. Takagi</i>	
27.3 Understanding Temperature Acceleration for NBTI	614
<i>G. Pobegen, T. Aichinger, M. Nelhiebel, T. Grasser</i>	
27.4 Analytic Modeling of the Bias Temperature Instability Using Capture/Emission Time Maps	618
<i>T. Grasser, P.-J. Wagner, H. Reisinger, T. Aichinger, G. Pobegen, M. Nelhiebel, B. Kaczer</i>	
27.5 Hot-Carrier to Cold-Carrier Device Lifetime Modeling with Temperature for Low Power 40nm Si-Bulk NMOS and PMOS FETs	622
<i>A. Bravaix, V. Huard, D. Goguenheim, E. Vincent</i>	
27.6 Silicide Barrier Engineering Induced Random Telegraph Noise in 1Xnm CMOS Contacts	626
<i>M.-C. Chen, C.-Y. Lin, B.-Y. Chen, C.-H. Lin, G.-W. Huang, C.-C. Huang, C. Ho, T. Wang, C. Hu, F.-L. Yang</i>	
27.7 Fundamental Origin of Excellent Low-Noise Property in 3D Si-MOSFETs - Impact of Charge-Centroid in the Channel Due to Quantum Effect on 1/f Noise.....	630
<i>W. Feng, R. Hettiarachchi, Y. Lee, S. Sato, K. Kakushima, M. Sato, K. Fukuda, M. Niwa, K. Yamabe, K. Shiraishi, H. Iwai, K. Ohmori</i>	

SESSION 28: PROCESS TECHNOLOGY – DUAL CHANNEL CMOS AND GATE STACK MATERIALS

28.1 A Manufacturable Dual Channel (Si and SiGe) High-K Metal Gate CMOS Technology with Multiple Oxides for High Performance and Low Power Applications.....	634
<i>S. Krishnan, U. Kwon, N. Moumen, M. W. Stoker, E. C. T. Harley, S. Bedell, D. Nair, B. Greene, W. Henson, M. Chowdhury, D. P. Prakash, E. Wu, D. Ioannou, E. Cartier, M.-H. Na, S. Inumiya, K. McStay, L. Edge, R. Iijima, J. Cai, M. Frank, M. Hargrove, D. Guo, A. Kerber, H. Jagannathan, T. Ando, J. Shepard, S. Siddiqui, M. Dai, H. Bu, J. Schaeffer, D. Jaeger, K. Barla, T. Wallner, S. Uchimura, Y. Lee, G. Karve, S. Zafar, D. Schepis, Y. Wang, R. Donaton, S. Saroop, P. Montanini, Y. Liang, J. Stathis, R. Carter, R. Pal, V. Paruchuri, H. Yamasaki, J.-H. Lee, M. Ostermayr, J.-P. Han, Y. Hu, M. Gribelyuk, D.-G. Park, X. Chen, S. Samavedam, S. Narasimha, P. Agnello, M. Khare, R. Divakaruni, V. Narayanan, M. Chudzik</i>	
28.2 ALD Beryllium Oxide: Novel Barrier Layer for High Performance Gate Stacks on Si and High Mobility Substrates.....	638
<i>J. H. Yum, G. Bersuker, D. A. Ferrer, T. Akyol, M. Lei, K. W. Park, T. W. Hudnall, M. C. Downer, C. W. Bielawski, E. T. Yu, J. Price, P. Kirsch, R. Jammy, J. C. Lee, S. K. Banerjee</i>	
28.3 1-nm-Thick EOT High Mobility Ge n- and p-MOSFETs with Ultrathin GeO_x/Ge MOS Interfaces Fabricated by Plasma Post Oxidation	642
<i>R. Zhang, N. Taoka, P.-C. Huang, M. Takenaka, S. Takagi</i>	
28.4 Material Potential and Scalability Challenges of Germanium CMOS (Invited)	646
<i>A. Toriumi, C. H. Lee, S. K. Wang, T. Tabata, M. Yoshida, D. D. Zhao, T. Nishimura, K. Kita, K. Nagashio</i>	
28.5 A Novel Atomic Layer Oxidation Technique for EOT Scaling in Gate-Last High-k/Metal Gate CMOS Technology	650
<i>M. Dai, J. Liu, D. Guo, S. Krishnan, J. F. Shepard, P. Ronsheim, U. Kwon, S. Siddiqui, R. Krishnan, Z. Li, K. Zhao, J. Sudijono, M. P. Chudzik</i>	
28.6 Dual-Channel Technology with Cap-Free Single Metal Gate for High Performance CMOS in Gate-First and Gate-Last Integration	654
<i>L. Witters, J. Mitard, A. Veloso, A. Hikavy, J. Franco, T. Kauerauf, M. Cho, T. Schram, F. Sebai, S. Yamaguchi, S. Takeoka, M. Fukuda, W.-E. Wang, B. Duriez, G. Eneman, R. Loo, K. Kellens, H. Tielens, P. Favia, E. Rohr, G. Hellings, H. Bender, P. Roussel, Y. Crabbe, S. Brus, G. Mannaert, S. Kubicek, K. Devriendt, K. Meyer, L. Ragnarsson, A. Steegen, N. Horiguchi</i>	
28.7 Experimental and Theoretical Study of Electrode Effects in HfO₂ Based RRAM	658
<i>C. Cagli, J. Buckley, V. Jousseau, T. Cabout, A. Salaun, H. Grampeix, J. F. Nodin, H. Feldis, A. Persico, J. Cluzel, P. Lorenzi, L. Massari, R. Rao, F. Irrera, F. Aussenac, C. Carabasse, M. Coue, P. Calka, E. Martinez, L. Perniola, P. Blaise, Z. Fang, Y. Yu, G. Ghibaudo, D. Deleruyelle, M. Bocquet, C. Muller, A. Padovani, O. Pirrotta, L. Vandelli, L. Larcher, G. Reimbold, B. Salvo</i>	

SESSION 29: DISPLAYS, SENSORS, AND MEMS – MEMS AND ENERGY HARVESTERS

29.1 Tri-Axial MEMS Gyroscopes and Six Degree-Of-Freedom Motion Sensors (Invited)	662
<i>B. Vigna</i>	
29.2 Inkjet-Printed Micro-Electro-Mechanical Switches	665
<i>E. S. Park, Y. Chen, T.-J. K. Liu, V. Subramanian</i>	
29.3 VLSI Silicon Multi-Gas Analyzer Coupling Gas Chromatography and NEMS Detectors	669
<i>J. Arcamone, A. Niel, V. Gouttenoire, M. Petitjean, N. David, R. Barattin, M. Matheron, F. Ricoul, T. Bordy, H. Blanc, J. Ruellan, D. Mercier, N. Pereira-Rodrigues, G. Costa, V. Agache, S. Hentz, J. C. Gabriel, F. Balaras, C. Marcoux, T. Ernst, L. Duraffourg, E. Colinet, E. Myers, M. Roukes, P. Andreucci, E. Ollier, P. Puget</i>	
29.4 Micro-Hydraulic Structure for High Performance Bio-Mimetic Air Flow Sensor Arrays	673
<i>M. M. Sadeghi, R. L. Peterson, K. Najafi</i>	
29.5 Shock Induced Energy Harvesting with a MEMS Harvester for Automotive Applications	677
<i>R. Elfrink, S. Matova, C. De Nooijer, M. Jambunathan, M. Goedbloed, J. Van De Molengraft, V. Pop, R. J. M. Vullers, M. Renaud, R. Van Schaijk</i>	
29.6 A MEMS-Based Wideband Piezoelectric Energy Harvester System Using Mechanical Stoppers	681
<i>H. Liu, C. Lee, T. Kobayashi, C. J. Tay, C. Quan</i>	

SESSION 30: NANO DEVICE TECHNOLOGY – ATOMIC SWITCH, QUANTUM TRANSPORT AND ALTERNATIVE NANODEVICE APPLICATIONS

30.1 The Present Status and the Future of the Atomic Switch (Invited)	685
<i>M. Aono, T. Hasegawa</i>	
30.2 Highly Reliable, Complementary Atom Switch (CAS) with Low Programming Voltage Embedded in Cu BEOL for Nonvolatile Programmable Logic	689
<i>M. Tada, T. Sakamoto, M. Miyamura, N. Banno, K. Okamoto, N. Iguchi, T. Nohisa, H. Hada</i>	
30.3 Energy Efficient Programming of Nanoelectronic Synaptic Devices for Large-Scale Implementation of Associative and Temporal Sequence Learning	693
<i>D. Kuzum, R. G. D. Jeyasingh, H.-S. P. Wong</i>	
30.4 Quantum Transport in Deterministically Implanted Single-Donors in Si FETs	697
<i>T. Shinada, M. Hori, F. Guagliardo, G. Ferrari, A. Komatsubara, K. Kumagai, T. Tani, T. Endo, Y. Ono, E. Prati</i>	
30.5 Integration of Nanoelectromechanical (NEM) Relays with Silicon CMOS with Functional CMOS-NEM Circuit	701
<i>S. Chong, B. Lee, K. B. Parizi, J. Provine, S. Mitra, R. T. Howe, H.-S. P. Wong</i>	
30.6 Experimental Demonstration and Analysis of DNA Passage in Nanopore-Based Nanofluidic Transistors	705
<i>K.-H. Paik, Y. Liu, V. Tabard-Cossa, D. E. Huber, J. Provine, R. T. Howe, R. W. Davis, R. W. Dutton</i>	

SESSION 31: MEMORY TECHNOLOGY – RRAM

31.1 Complementary Switching in Metal Oxides: Toward Diode-Less Crossbar RRAMs	709
<i>F. Nardi, S. Balatti, S. Larentis, D. Ielmini</i>	
31.2 Self-Rectifying and Forming-Free Unipolar HfO_x Based-High Performance RRAM Built by Fab-Available Materials	713
<i>X. A. Tran, B. Gao, J. F. Kang, X. Wu, L. Wu, Z. Fang, Z. R. Wang, K. L. Pey, Y. C. Yeo, A. Y. Du, M. Liu, B. Y. Nguyen, M. F. Li, H. Y. Yu</i>	
31.3 Challenges and Opportunities for HfO_x Based Resistive Random Access Memory (Invited)	717
<i>Y. S. Chen, H. Y. Lee, P. S. Chen, C. H. Tsai, P. Y. Gu, T. Y. Wu, K. H. Tsai, S. S. Sheu, W. P. Lin, C. H. Lin, P. F. Chiu, W. S. Chen, F. T. Chen, C. Lien, M.-J. Tsai</i>	
31.4 Demonstration of High-Density ReRAM Ensuring 10-Year Retention at 85° C Based on a Newly Developed Reliability Model	721
<i>Z. Wei, T. Takagi, Y. Kanzawa, Y. Katoh, T. Ninomiya, K. Kawai, S. Muraoka, S. Mitani, K. Katayama, S. Fujii, R. Miyanaga, Y. Kawashima, T. Mikawa, K. Shimakawa, K. Aono</i>	
31.5 A Multi-Level 40nm WO_x Resistive Memory with Excellent Reliability	725
<i>W.-C. Chien, M.-H. Lee, F.-M. Lee, Y.-Y. Lin, H.-L. Lung, K.-Y. Hsieh, C.-Y. Lu</i>	
31.6 10x10nm² Hf/HfO_x Crossbar Resistive RAM with Excellent Performance, Reliability and Low-Energy Operation	729
<i>B. Govoreanu, G. S. Kar, Y.-Y. Chen, V. Paraschiv, S. Kubicek, A. Fantini, I. P. Radu, L. Goux, S. Clima, R. Degraeve, N. Jossart, O. Richard, T. Vandeweyer, K. Seo, P. Hendrickx, G. Pourtois, H. Bender, L. Altimime, D. J. Wouters, J. A. Kittl, M. Jurczak</i>	

31.7 One Selector-One Resistor (1S1R) Crossbar Array for High-Density Flexible Memory Applications.....	733
<i>J.-J. Huang, Y.-M. Tseng, W.-C. Luo, C.-W. Hsu, T.-H. Hou</i>	
31.8 Realization of Vertical Resistive Memory (VRRAM) using Cost Effective 3D Process	737
<i>I. G. Baek, C. J. Park, H. Ju, D. J. Seong, H. S. Ahn, J. H. Kim, M. K. Yang, S. H. Song, E. M. Kim, S. O. Park, C. H. Park, C. W. Song, G. T. Jeong, S. Choi, H. K. Kang, C. Chung</i>	

SESSION 32: CIRCUIT AND DEVICE INTERACTION – ADVANCED SRAMS

32.1 Dynamic Behavior of SRAM Data Retention and a Novel Transient Voltage Collapse Technique for 0.6V 32nm LP SRAM	741
<i>Y. Wang, E. Karl, M. Meterelliyo, F. Hamzaoglu, Y.-G. Ng, S. Ghosh, L. Wei, U. Bhattacharya, K. Zhang</i>	
32.2 Evaluation Methodology for Random Telegraph Noise Effects in SRAM Arrays	745
<i>M. Yamaoka, H. Miki, A. Bansal, S. Wu, D. J. Frank, E. Leobandung, K. Torii</i>	
32.3 Advanced Channel Engineering Achieving Aggressive Reduction of VT Variation for Ultra-Low-Power Applications	749
<i>K. Fujita, Y. Torii, M. Hori, J. Oh, L. Shifren, P. Ranade, M. Nakagawa, K. Okabe, T. Miyake, K. Ohkoshi, M. Kuramae, T. Mori, T. Tsuruta, S. Thompson, T. Ema</i>	
32.4 Comprehensive Analysis of UTB GeOI Logic Circuits and 6T SRAM Cells Considering Variability and Temperature Sensitivity	753
<i>V. P.-H. Hu, M.-L. Fan, P. Su, C.-T. Chuang</i>	
32.5 Exploration of Device-Circuit Interactions in FinFET-Based Memories for Sub-15nm Technologies Using a Mixed Mode Quantum Simulation Framework: Atoms to Systems	757
<i>S. K. Gupta, S. H. Choday, K. Roy</i>	
32.6 Correlative Analysis between Characteristics of 30-nm LG FinFETs and SRAM Performance.....	761
<i>K. Endo, S.-I. O'Uchi, Y. Ishikawa, Y. Liu, T. Matsukawa, K. Sakamoto, J. Tsukada, H. Yamauchi, M. Masahara</i>	

SESSION 33: QUANTUM POWER AND COMPOUND SEMICONDUCTOR DEVICES – NOVEL III-V FET

33.1 Electrostatics Improvement in 3-D Tri-Gate over Ultra-Thin Body Planar InGaAs Quantum Well Field Effect Transistors with High-k Gate Dielectric and Scaled Gate-to-Drain/Gate-to-Source Separation	765
<i>M. Radosavljevic, G. Dewey, D. Basu, J. Boardman, B. Chu-Kung, J. M. Fastenau, S. Kabehie, J. Kavalieros, V. Le, W. K. Liu, D. Lubyshev, M. Metz, K. Millard, N. Mukherjee, L. Pan, R. Pillarisetty, W. Rachmady, U. Shah, H. W. Then, R. Chau</i>	
33.2 First Experimental Demonstration of Gate-All-Around III-V MOSFETs by Top-Down Approach	769
<i>J. J. Gu, Y. Q. Liu, Y. Q. Wu, R. Colby, R. G. Gordon, P. D. Ye</i>	
33.3 Vertical In_{0.7}Ga_{0.3}As Nanowire Surrounding-Gate Transistors with High-k Gate Dielectric on Si Substrate.....	773
<i>K. Tomioka, M. Yoshimura, T. Fukui</i>	
33.4 Schottky Source/Drain Al₂O₃/InAlN/GaN MIS-HEMT with Steep Sub-Threshold Swing and High ON/OFF Current Ratio.....	777
<i>Q. Zhou, S. Huang, H. Chen, C. Zhou, Z. Feng, S. Cai, K. J. Chen</i>	
33.5 Demonstration of MOSFET-Like On-Current Performance in Arsenide/Antimonide Tunnel FETs with Staggered Hetero-Junctions for 300mV Logic Applications	781
<i>D. K. Mohata, R. Bijesh, S. Mujumdar, C. Eaton, R. Engel-Herbert, T. Mayer, V. Narayanan, J. M. Fastenau, D. Loubychev, A. K. Liu, S. Datta</i>	
33.6 Fabrication, Characterization, and Physics of III-V Heterojunction Tunneling Field Effect Transistors (H-TFET) for Steep Sub-Threshold Swing	785
<i>G. Dewey, B. Chu-Kung, J. Boardman, J. M. Fastenau, J. Kavalieros, R. Kotlyar, W. K. Liu, D. Lubyshev, M. Metz, N. Mukherjee, P. Oakey, R. Pillarisetty, M. Radosavljevic, H. W. Then, R. Chau</i>	

SESSION 34: MODELING AND SIMULATION – SIMULATION METHODOLOGIES FOR ADVANCED DEVICES

34.1 On the Feasibility of Spherical Harmonics Expansions of the Boltzmann Transport Equation for Three-Dimensional Device Geometries.....	789
<i>K. Rupp, T. Grasser, A. Jüngel</i>	

34.2 Large-Signal mm-Wave InAlN/GaN HEMT Power Amplifier Characterization through Self-Consistent Harmonic Balance / Cellular Monte Carlo Device Simulation.....	793
<i>D. Guerra, F. Marino, D. K. Ferry, S. M. Goodnick, M. Saraniti, R. Soligo</i>	
34.3 Analysis of Dopant Diffusion and Defects in SiGe Channel Quantum Well for Laser Annealed Device Using an Atomistic Kinetic Monte Carlo Approach.....	797
<i>T. Noda, L. Witters, J. Mitard, E. Rosseel, G. Hellings, C. Vrancken, H. Bender, T. Y. Hoffmann, N. Horiguchi, W. Vandervorst</i>	
34.4 Modeling of NMOS Performance Gains from Edge Dislocation Stress	801
<i>C. E. Weber, S. M. Cea, H. Deshpande, O. Golonzka, M. Y. Liu</i>	
34.5 Impact of Back End Stress on SiGe Bipolar Transistors.....	805
<i>H. Rücker, B. Heinemann, R. Barth, M. Lisker</i>	
34.6 Thermal-Aware Device Design of Nanoscale Bulk/SOI FinFETs: Suppression of Operation Temperature and Its Variability	809
<i>T. Takahashi, N. Beppu, K. Chen, S. Oda, K. Uchida</i>	
34.7 Hardware-Assisted 3D TCAD for Predictive Capacitance Extraction in 32nm SOI SRAMs	813
<i>A. N. Bhoj, R. V. Joshi, S. Polonsky, R. Kanj, S. Saroop, Y. Tan, N. K. Jha</i>	
34.8 Compact Capacitance and Capacitive Coupling-Noise Modeling of Through-Oxide Vias in FDSOI Based Ultra-High Density 3-D ICs	817
<i>C. Xu, K. Banerjee</i>	

SESSION 35: PROCESS TECHNOLOGY – HIGH MOBILITY CHANNEL AND JUNCTION TECHNOLOGY

35.1 MOVPE III-V Material Growth on Silicon Substrates and Its Comparison to MBE for Future High Performance and Low Power Logic Applications (Invited).....	821
<i>N. Mukherjee, J. Boardman, B. Chu-Kung, G. Dewey, A. Eisenbach, J. Fastenau, J. Kavalieros, W. K. Liu, D. Lubyshev, M. Metz, K. Millard, M. Radosavljevic, T. Stewart, H. W. Then, P. Tolchinsky, R. Chau</i>	
35.2 Nearly Defect-Free Ge Gate-All-Around FETs on Si Substrates.....	825
<i>S.-H. Hsu, C.-L. Chu, W.-H. Tu, Y.-C. Fu, P.-J. Sung, H.-C. Chang, Y.-T. Chen, L.-Y. Cho, W. Hsu, G.-L. Luo, C. W. Liu, C. Hu, F.-L. Yang</i>	
35.3 High Performance Si₄₅Ge₅₅ Implant Free Quantum Well FET Featuring Low Temperature Process, eSiGe Stressor and Transversal Strain Relaxation	829
<i>S. Yamaguchi, L. Witters, J. Mitard, G. Eneman, G. Hellings, M. Fukuda, A. Hikavy, R. Loo, A. Veloso, Y. Crabbe, E. Rohr, P. Favia, H. Bender, S. Takeoka, G. Vellianitis, W.-E. Wang, L. A. Ragnarsson, K. De Meyer, A. Steegen, N. Horiguchi</i>	
35.4 A New Ge₂Sb₂Te₅ (GST) Liner Stressor Featuring Stress Enhancement Due to Amorphous-Crystalline Phase Change for Sub-20 nm p-Channel FinFETs	833
<i>Y. Ding, R. Cheng, S.-M. Koh, B. Liu, A. Gyanathan, Q. Zhou, Y. Tong, P. S.-Y. Lim, G. Han, Y.-C. Yeo</i>	
35.5 300nm FinFET Results Utilizing Conformal, Damage Free, Ultra Shallow Junctions (X_j~5nm) Formed with Molecular Monolayer Doping Technique	837
<i>K.-W. Ang, J. Barnett, W.-Y. Loh, J. Huang, B.-G. Min, P. Y. Hung, I. Ok, J. H. Yum, G. Bersuker, M. Rodgers, V. Kaushik, S. Gausepohl, C. Hobbs, P. D. Kirsch, R. Jammy</i>	
35.6 High Performance n-MOS finFET by Damage-Free, Conformal Extension Doping.....	841
<i>G. Zschätzsch, Y. Sasaki, S. Hayashi, M. Togo, T. Chiarella, A. K. Kambham, J. Mody, B. Douhard, N. Horiguchi, B. Mizuno, M. Ogura, W. Vandervorst</i>	
35.7 Novel Technique to Engineer Aluminum Profile at Nickel-Silicide/Silicon: Carbon Interface for Contact Resistance Reduction, and Integration in Strained N-MOSFETs with Silicon-Carbon Stressors	845
<i>S.-M. Koh, Q. Zhou, T. Thanigaivelan, T. Henry, G. S. Samudra, Y.-C. Yeo</i>	

SESSION 36: DISPLAYS, SENSORS, AND MEMS – BIOSENSING AND SOLAR CONVERSION

36.1 Automated Single Molecule Selection (Invited).....	849
<i>B. R. Cipriany, H. G. Craighead</i>	
36.2 CMOS-Based Biosensors with an Independent Double-Gate FinFET	852
<i>J.-H. Ahn, J.-Y. Kim, C. Jung, D.-I. Moon, S.-J. Choi, C.-H. Kim, K.-B. Lee, H. G. Park, Y.-K. Choi</i>	
36.3 High Efficiency Radial-Junction Si Nanohole Solar Cells Formed by Self-Assembling High Aspect Ratio Plasma Etching.....	856
<i>H.-M. Li, D.-Y. Lee, Y.-D. Lim, C. Yang, G. Zhang, H. Kim, S. Cha, J. M. Kim, W. J. Yoo</i>	

36.4 Si/Si_{1-x}Ge_x Nanopillar Superlattice Solar Cell: A Novel Nanostructured Solar Cell for Overcoming the Shockley-Queisser Limit	860
<i>K. Watanabe, R. Tsuchiya, K. Oda, J. Yamamoto, T. Hattori, M. Matsumura, M. Kudo, K. Torii</i>	
36.5 Bifacial CIGS (11% Efficiency)/Si Solar Cells by Cd-Free and Sodium-Free Green Process Integrated with CIGS TFTs.....	864
<i>Y.-J. Hsiao, T.-J. Hsueh, J.-M. Shieh, Y.-M. Yeh, C.-C. Wang, B.-T. Dai, W.-W. Hsu, J.-Y. Lin, C.-H. Shen, C. W. Liu, C. Hu, F.-L. Yang</i>	
36.6 Novel Heterojunction Solar Cells with Conversion Efficiencies Approaching 21% on p-Type Crystalline Silicon Substrates	868
<i>B. Hekmatshoar, D. Shahrjerdi, D. K. Sadana</i>	