

Pan Pacific Microelectronics Symposium 2012

**Kauai, Hawaii, USA
14-16 February 2012**

ISBN: 978-1-61839-765-2

Printed from e-media with permission by:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571



Some format issues inherent in the e-media version may also appear in this print version.

Copyright© (2012) by Surface Mount Technology Association (SMTA)
All rights reserved.

Printed by Curran Associates, Inc. (2012)

For permission requests, please contact Surface Mount Technology Association (SMTA)
at the address below.

Surface Mount Technology Association (SMTA)
5200 Wilson Road
Suite 215
Edina, MN 55424

Phone: (952) 920-4682
Fax: (952) 926-1819

www.smta.org

Additional copies of this publication are available from:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: 845-758-0400
Fax: 845-758-2634
Email: curran@proceedings.com
Web: www.proceedings.com

TABLE OF CONTENTS

SESSION TA1: Pb-FREE ADVANCEMENTS

Industry-University Collaboration and Advances in Lead-Free Solder Technology	1
<i>Kazuhiro Nogita</i>	
The Stability of Cu₆Sn₅ in the Formation and Performance of Lead-Free Solder Joints	6
<i>Keith Sweatman, Tetsuro Nishimura, Kazuhiro Nogita</i>	
Thin Palladium Layers as an Effective Cost Saving Strategy in Electronics Applications	11
<i>Olaf Kurtz, Jurgen Barthelmes, Eckart Klusmann, Stephen Kenny</i>	
Tin-Copper-Nickel-Germanium - A Case Study in Lead-Free Implementation	17
<i>Tetsuro Nishimura</i>	

SESSION TA2: 3D INTEGRATED CIRCUITS

New 3D Packaging Approach for Next Generation High Performance DRAM	23
<i>Vern Solberg, Simon McElrea, Wael Zohni</i>	
The Perspectives of 3D ID Technology in Taiwan	29
<i>Shen-Li Fu, Wei-Chung Lo, Ray-Lin Yang</i>	
3D Integration Packaging by Organic and Glass Materials	35
<i>Henry H. Utsunomiya</i>	
3D Integration - A Promising Approach for Smart Systems Integration	40
<i>M. Jurgen Wolf, Klaus-Dieter Lang</i>	
3D Glass and Silicon Interposers with TPV vs. 3D ICs with TSV	44
<i>Rao R. Tummala, Venkatesh Sundaram, Vijay Sukumaran, Gokul Kumar</i>	

TP1: ROADMAP PLENARY SESSION

The IPC International Technology Roadmap for Electronic Interconnections	49
<i>Dieter W. Bergman</i>	
JISSO Electronics Technology Roadmap Through 2020	57
<i>Henry H. Utsunomiya</i>	
2011 iNEMI Technology Roadmap ant Its Place in Fulfilling the iNEMI Mission	63
<i>Bill Bader, Chuck Richardson</i>	
Roadmapping Risks and Returns	72
<i>Herbert J. Neuhaus, Charles E. Bauer</i>	

SYMPOSIUM KEYNOTE I

EU Electronics Research and Development Direction; Highlights of Framework 7 and Expectations for Framework 8	76
<i>Chris Bailey</i>	

SESSION WA1: EVALUATION AND FAILURE ANALYSIS

Investigation on Root Cause for Via with Solder Bubble	83
<i>Wang Yang, Luo Daojun</i>	
Evaluation of Molded Underfill Packages Using Acoustic Micro Imaging	87
<i>Janet E. Semmens</i>	
Investigation on Pad Crater Failure of BGA Solder Joints	93
<i>Luo Daojun, Zou Yabin, He Guanghui</i>	
Investigation of Factors That Influence Creep Corrosion on Printed Circuit Boards	98
<i>Haley Fu, Cherie Chen, Prabjit Singh, Jing Zhang, Anil Kurella, Xu Chen, Xiaodong Jiang, Jennifer Burlingame, Simon Lee</i>	

SESSION WA2: STRATEGIC MANUFACTURING

Solder Paste Printing and Solder Paste Inspection Optimization Strategy for the PCBA SMT Process	106
<i>Phil Isaacs, Wayne Zhang, Alec Chen, Hill Liu, Tracy Cai</i>	

Dielectrics for the Embedding of Active and Passive Devices	113
<i>N. Galster, R. Park, C. Schauer, A. Bruderer, A. Kok</i>	
Methods of Micro Ball Bumping for Wafer Level and 3-Dimensional Applications Using Solder Sphere Transfer and Solder Jetting	120
<i>Thomas Oppert, Andrew Strandjord, Thorsten Teutsch, Ghassem Azdasht, Elke Zake</i>	
Copper Pillar Bump Process Characterization on 300mm Wafers	126
<i>Wei Koh</i>	

SESSION WP1: FAILURE MODELING AND DESIGN

An Evaluation of the Neville Distribution for Studying the Brittle Failure Mode in Microelectronics Drop Testing Studies	132
<i>Vikram Venkatadri, Pushkraj Tumne, Krishnaswami Srihari, Daryl L. Santos</i>	
Critical Parameters Lead to Failure of Lead-Free Solder Joint Under Thermal Cycling	139
<i>Yung-Wen Wang, Mei-Ling Wu</i>	
Stress Analysis of Multilayered Printed Circuit Board Under Mechanical Loading	145
<i>Jia-Shen Lan, Mei-Ling Wu</i>	
PCB Dynamic Coplanarity at Lead-Free SMT Temperatures	152
<i>John Davignon, Ken Chiavone, Jiahui Pan, James Henzi, David Mendez, Ron Kulterman</i>	

SESSION WP2: ROADMAP APPLICATIONS

Developing iNEMI's Research Priorities	162
<i>Alan Rae</i>	
There's Plenty of Room at the Bottom: Nanomaterials Emerge as an Electronics Powerhouse	166
<i>Herbert J. Neuhaus, Charles E. Bauer</i>	
Roadmaps for ESD (Electrostatic Discharge) – True Prospects of Just Interests of the Industrial Enterprises	171
<i>Hartmut Berndt</i>	
Silicon and Packaging Technology Trends in High Performance Networking	176
<i>Judy Priest</i>	

SYMPOSIUM KEYNOTE PRESENTATION II

Pushing the Limits of Lead-Free Soldering	181
<i>Tetsuro Nishimura</i>	

SESSION THA1: PROCESS ADVANCEMENT

Fluid Flow Kinetics for Encapsulation Processes in Small and Anisotropic Electronic Packages	N/A
<i>Horatio Quinones, Weiwei Li, Yuriy Suhinin</i>	
Towards Large Area Roll-to-Roll (R2R) Flexible Multilayer Electronics	187
<i>Denisse E. Yopez, Daryl L. Santos, Baghat Sammakia, Mark D. Poliks</i>	
Electroless Plating Process on Glass Substrate	194
<i>Satoshi Kawashima</i>	
Automated Precision Assembly for High-Volume HB LEDs	199
<i>Donald J. Beck, Jessica Sylvester</i>	
The Richard Desich SMART Commercialization Center for Microsystems: A New Model to Drive Industry Development	204
<i>Chris Mather</i>	

SESSION THA2: GREEN TECHNOLOGIES

Silver-Polyaniline-Epoxy Electrical Conductive Adhesives – A Percolation Threshold Analysis	213
<i>Sarang P. Gumfekar, Boxin Zhao, Alex Chen</i>	
Recent Advances in Anisotropic Conductive Adhesives (ACAs) Technology	218
<i>Kyung W. Paik</i>	
Low Temperature Processing Conductive Adhesives for High Temperature Applications	221
<i>Binghua Pan, Chee Keng Yeo, Su Liang Chan</i>	
Sustainable Electronics	227
<i>Alan Rae</i>	

SESSION THP1: ROADMAP INTERPOSERS

Material Selection and Parameter Optimization for Reliable TMV PoP Assembly	231
<i>Brian Roggeman, David Vicari, Lee Smith, Ahmer Syed</i>	
TSV Technology – Updated Status.....	N/A
<i>M. Jurgen Wolf</i>	
Equipment and Process Solutions for Low Cost High Volume Manufacturing of 3D Integrated Devices	237
<i>Markus Wimplinger, Jürgen Burggraf, Daniel Burgstaller, Thorsten Matthias, Harald Wiesbauer, Andreas Fehkuhrer, Maria Schachinger</i>	
Technology Alternatives Towards Low-Cost and High-Speed Interconnect Manufacturing	245
<i>Fred Roozeboom, B. Kniknie, A. Lankhorst, G. Winands, R. Knaapen, P. Poodt, J.E. Bullema, P. Bressers, G. Oosterhuis, G. Dingemans, W. Keuning, W. Kessels, M. Mueller, A.J. Huis in't Veld</i>	
3D Contactless Capacitive Coupled Interconnect Circuit Design.....	253
<i>Yu-Jung Huang, Shen-Li Fu, Yi-Lung Lin, Ming-Kun Chen</i>	
Silicon Interposer for a 12X10 Gb/s Electro-Optical Engine	260
<i>Terry Bowen, Richard Miller</i>	
Training Gaps and Opportunities in Electronics Manufacturing	266
<i>Chris Mather</i>	
Author Index	