5th Annual International Wafer-Level Packaging Conference & Tabletop Exhibition 2008

(IWLPC 2008)

San Jose, California, USA 13-16 October 2008

ISBN: 978-1-61839-814-7

Printed from e-media with permission by:

Curran Associates, Inc. 57 Morehouse Lane Red Hook, NY 12571



Some format issues inherent in the e-media version may also appear in this print version.

Copyright© (2008) by Surface Mount Technology Association (SMTA) All rights reserved.

Printed by Curran Associates, Inc. (2012)

For permission requests, please contact Surface Mount Technology Association (SMTA) at the address below.

Surface Mount Technology Association (SMTA) 5200 Wilson Road Suite 215 Edina, MN 55424

Phone: (952) 920-4682 Fax: (952) 926-1819

www.smta.org

Additional copies of this publication are available from:

Curran Associates, Inc. 57 Morehouse Lane Red Hook, NY 12571 USA Phone: 845-758-0400 Fax: 845-758-2634 Email: curran@proceedings.com Web: www.proceedings.com

TABLE OF CONTENTS

WAFER-LEVEL PACKAGING TECHNOLOGIES, MATERIALS AND PROCESSES TRACK

Session 1

- 1 WLCSP: Challenges, Performances and Trends: Key Parameters Influencing the Board Level Reliability of WLCSP Franck Dosseul, ST Microelectronics; Cédric Le Coq, ST Microelectronics and University of François Rabelais; Stéphane Forster, Reliability Laboratory; Laurent Barreau and Christophe Serre, ST Microelectronics; Abdellah Tougui, University of François Rabelais
- 8 Metal Based Wafer Level Packaging Shari Farrens, Ph.D., SUSS MicroTec
- **3D-WLCSP Package Technology: Technology and Design Considerations** Eugene A. Stout, Theodore G. Tessier, and David Clark, *FlipChip International, LLC;* Paul Houston and Daniel F. Baldwin, Ph.D., *ENGENT, Inc.;* Zhaozhi Li, *Auburn University*

3D, STACKED, CSP, FC, SIP, SOP MATERIALS AND PROCESSES TRACK

Session 2

- 24 A Market & Technology Analysis of WLP Solution for ICs, CMOS Image Sensors & MEMS Eric Mounier, Ph.D., Jérôme Baron and Jean-Christophe Eloy, Yole Développement
- 29 3D Wafer Level Packaging Technology for CIS Applications Marc Robinson, Vertical Circuits, Inc.

WAFER-LEVEL PACKAGING TECHNOLOGIES, MATERIALS AND PROCESSES TRACK

Session 3

- 35 Vias Last Technology for CMOS Image Sensors: Presentation of Design Rules and Technology D. Henry, J. Charbonnier, F. Jacquet, B. Aventurier, C. Brunet-Manquat, V. Lapras, L. Gabette, L. Andreutti, and N. Sillon, CEA-LETI, MINATEC; B. Dunne, P. Besson, N. Hotellier, and J. Michailos, ST Microelectronics
- 44 Solar Integration Takes a Page from the SEMI Wafer CSP Playbook Steve T. Cho, Ph.D., and Steve Anderson, *Surfect Technologies*

3D, STACKED, CSP, FC, SIP, S0P MATERIALS AND PROCESSES TRACK

Session 4

50 3D Chip Packaging for Class I Medical Devices John Dzarnoski, Ph.D. and Doug Link, *Starkey Laboratories*

WAFER-LEVEL PACKAGING TECHNOLOGIES, MATERIALS AND PROCESSES TRACK

Session 5

 3D Detector Technology – Wafer Bonding and Deep Reactive Ion Etching Angela Kok, Thor-Erik Hansen, Trond Hansen, Nicolas Lietaer, Michal Mielnik, and Preben Storås, *MiNaLab, SINTEF ICT;* Cinzia Da Via and Jasmine Hasi, *University of Manchester;* Christopher Kenney, *Molecular Biology Consortium;* Sherwood Parker, *University of Hawaii* RF CMOS Circuits with Wafer-Level Packaging Inductors

Hideki Hatakeyama, Yusuke Uemichi, *Tokyo Institute of Technology and Fujikura Ltd.;* Kazuma Ohashi, Satoshi Fukuda, Hiroyuki Ito, Kenichi Okada, *Tokyo Institute of Technology;* Takuya Aizawa, Tatsuya Ito, *Fujikura Ltd.;* Kazuya Masu, *Tokyo Institute of Technology*

- 74 Lithographic Challenges and Solutions for 3D Interconnect Keith Cooper, Kathy Cook and Bill Whitney, SUSS MicroTec; Dietrich Toennies, Ralph Zoberbier, K. Joseph Kramer, Katrin Weilermann, and Michael Jacobs, SUSS MicroTec Lithography GmbH
- 83 CMOS Compatible Electroless Plating Process for Under Bump Metallization Shigeo Hashimoto, Hiroki Uchida, Kazuki Yoshikawa, Toshiaki Shibata and Masahiro Nozu, *C. Uyemura & Co., Ltd.;* Don Gudeczauskas and Mario Orduz, *Uyemura International Corporation*

3D, STACKED, CSP, FC, SIP, SOP MATERIALS AND PROCESSES TRACK

Session 6

- 90 Metrology in Wafer-Level Microsphere Processes Jim Hisert, Indium Corporation; Jeff Schake, DEK International; Paul Flynn, FRT of America, LLC
- **97** Infrastructure Building for Embedded Die Printed Wiring Board Applications Theodore G. Tessier, Anthony Curtis, Michael E. Johnson, John Reche, David Lawhead, Richard Redburn and David Clark, *FlipChip International, LLC*
- **104** Nanospray A New Deposition Method for Isolating Layers for 3D TSV Applications Johanna Bartel, Christine Thanner, Markus Wimplinger, and Garrett Oakes, *EV Group*

WAFER-LEVEL PACKAGING TECHNOLOGIES, MATERIALS AND PROCESSES TRACK

Session 7

- **107** Cost Reduction of Wafer Level Packaging by Using Established Materials from Non-Electronics Industries Giles Humpston, *Tessera*
- **113** NIR Imaging of Bond Integrity for Wafer Bonding Applications Jeremy McCutcheon, Louis McCarthy and JoElle Dachsteiner, *Brewer Science, Inc.*

3D, STACKED, CSP, FC, SIP, SOP MATERIALS AND PROCESSES TRACK

Session 8

- **117** WLCSP Production Using Electroless Ni/Au Plating and Wafer Level Solder Sphere Transfer Technology Andrew Strandjord, Thorsten Teutsch, and Axel Scheffler, *Pac Tech USA*; Thomas Oppert, Ghassem Azdasht, and Elke Zakel, *Pac Tech GmbH*
- 125 Vapor Phase vs. Convection Reflow in RoHS-Compliant Assembly Chris Munroe, EPIC Technologies
- **129** Semiconductor Packaging Solutions Utilizing Fine Powder Solder Paste Rick Lathrop, Heraeus Contact Materials Division

WAFER-LEVEL PACKAGING TECHNOLOGIES, MATERIALS AND PROCESSES TRACK

Session 9

137 Application of Ni/Pd/Au Surface Finished Substrate for Chip-Scale Packaging and its Drop Test Performance

Geun Sik Kim, Henry Bathan, Dong Sik Kim, and Sung Soo Kim, STATS ChipPAC Inc.

- 144 TSV Thinned Wafer Debonding Process Optimization Mark Privett, Brewer Science, Inc.; Franz Murauer, Jürgen Burggraf, Stefan Pargfrieder, and Chad Brubaker, EV Group
- **149** Highly Ionized Sputtering for High Aspect Ratio Through Wafer Metallization M. Elghazzali, D. Minkoley, J. Weichert, and S. Kadlec, *OC Oerlikon Balzers Limited;* Arutiun P. Ehiasarian, *Sheffield Hallam University*
- **156** Low-Cost Compliant Wafer Level Package Technology Guilian Gao, Kenneth Honer, and Charles Rosenstein, *Tessera*

3D, STACKED, CSP, FC, SIP, SOP MATERIALS AND PROCESSES TRACK

Session 10

- 162 Non-Capillary Protection Options for WLCSPs Russell Stapleton, Ph.D., LORD Corporation
- **169** µPILR Embedded Package Technology for Mobile Applications Carl Ryu, Bahareh Banijamali, Ilyas Mohammad, Christopher Wade, Vage Oganesian, Kimitaka Endo, Yukio Hashimoto, and Yoshikuni Nakadaira, *Tessera*
- 175 A Baseline Study on the Performance of Stencil and Screen Print Processes for Wafer Backside Coating Jeff Schake, DEK USA Inc.

WAFER-LEVEL PACKAGING TECHNOLOGIES, MATERIALS AND PROCESSES TRACK

Session 11

- **184** Integrated Testing, Modeling and Failure Analysis of CSP^{nI} for Enhanced Board Level Reliability Rex Anderson, Tong Yan Tee, Long Bin Tan, Hun Shen Ng, Jim Hee Low, Choong Peng Khoo, Robert Moody, and Boyd Rogers, *Amkor Technology, Inc.*
- **191 High Rate Etching of Through Silicon Vias for Packaging** Leslie M. Lea, *Surface Technology Systems*
- 197 Innovative Front to Back Alignment Technology for Meeting 3D Packaging Requirements of Leading Edge Consumer Products Manish Ranjan, Emily True, and Andrew M. Hawryluk, *Ultratech Inc.*

3D, STACKED, CSP, FC, SIP, SOP MATERIALS AND PROCESSES TRACK

Session 12

- **200** Alternative Metalization Technologies for Flexible Circuits and Difficult to Metalize Substrates Michael Carano, OMG Electronic Chemicals
- **206 Vectored Jets Improve Cleaning of Micro-Array IC Packages** Mike Bixenman, *Kyzen Corporation;* Steve Stach, *Austin American Corporation*