

# **2012 IEEE 3rd Latin American Symposium on Circuits and Systems**

**(LASCAS 2012)**

**Playa del Carmen, Mexico  
29 February – 2 march 2012**



IEEE Catalog Number: CFP12LAS-PRT  
ISBN: 978-1-4673-1207-3

## Table of Contents

Curvature Correction Method Based on Subthreshold Currents for Bandgap Voltage References AEEF

*Dalton Colombo, Christian Fayomi, Gilson Wirth, Frederic Nabki and Sergio Bampi*

A 1-V CMOS Front-End for High-Speed 1-mm SI-POF Links AEI

*Cecilia Gimeno, Concepción Aldea, Santiago Celma and Francisco Aznar*

A Rail-to-Rail Differential Quasi-Digital Converter for Low-Power Applications AEJ

*Cristina Azcona, Belen Calvo, Santiago Celma and Nicolas Medrano*

A Bulk Built-in Current Sensor for SET Detection with Dynamic Memory Cell AEFH

*Alexandre Simionovski and Gilson Wirth*

HICPA: A Hybrid Low Power Adder for High-Performance Processors AEFI

*Mohammad Hossein Hajkazemi and Amirali Baniasadi*

Power Analysis and Optimization of the ZUC Stream Cipher for LTE-Advanced Mobile Terminals AEGF

*Shadi Traboulsi, Nils Pohl, Josef Hausner, Attila Bilgic and Valerio Frascola*

Design of Multiplierless Linear-Phase Comb Corrector Filters for Multirate Applications AEG

*David Ernesto Troncoso Romero, Gordana Jovanovic Dolecek and Massimiliano Laddomada*

Design of a Fully-Integrated Buck Voltage Regulator Using Standard CMOS Technology AEGL

*Miguel Rojas-Gonzalez, Joselyn Torres and Edgar Sanchez-Sinencio*

An Integrated Dual-Output Buck Converter Based on Sliding Mode Control AEH

*Miguel Rojas-Gonzalez, Joselyn Torres, Pavan Kumar and Edgar Sanchez-Sinencio*

MIM-Based ISFET Sensors with CLOSED/OPEN Sense Plates for pH Detection.

Comparison of their Sensitivity in Sub-Threshold and Strong-Inversion Modes. AEH

*Joel Molina, Guillermo Espinosa, Alfonso Torres, Maria Teresa Sanz, Erick Guerrero, Berni Perez, Jose Fernandez, John Mckenna, Mazhar Hoque, Weize Chen, Tom Mcnelly, Richard De Souza and Patrice Parris*

Linear Programming for the Design of IIR Filters AEF

*Maurício F. Quélhas, Antonio Petraglia and Mariane R. Petraglia*

Neural Inverse Optimal Control Applied to Type 1 Diabetes Mellitus Patients AEI

*Blanca S. Leon, Alma Y. Alanis, Edgar Sánchez, Fernando Ornelas and Eduardo Ruiz-Velazquez*

A Massively Parallel Reconfigurable Co-processor for Computationally Demanding Particle Swarm Optimization AEJ

*Rogério Calazan, Nadia Nedjah and Luiza de Macedo Mourelle*

Hierarchical NoC-based security for MP-SoC dynamic protection AEH

*Martha Johanna Sepulveda, Guy Gogniat, Wang Jiang, Marius Strum, Ricardo Pires and Cesar Pedraza*

Reducing Power Consumption in FFT Architectures by Using Heuristic-Based Algorithms for the Ordering of the Twiddle Factors I

*Angelo Luz, Eduardo Da Costa and Sidinei Ghissoni*

High-Speed Hardware Algorithm for Continuous Mode Time-of-Flight Mass Spectrometry F

*Roman Held, Josef Goette, Marcel Jacomet, Christian Tanner, Marc Gonin and Martin Tanner*

Self-calibration of magnetic microsystem ASIC I

*Janez Trontelj, Aleksander Seseš and Blaz Smid*

65 GHz CMOS-SOI Low Power Consumption Voltage Controlled Oscillator J

*Andre Mariano, Olivier Mazouffre, Bernardo Leite, Yann Deval, Jean-Baptiste Begueret, Didier Belot, François Rivet and Thierry Taris*

CUDA and OpenCL Implementations of 3D Fast Wavelet Transform H

*Gregorio Bernabé, Ginés D. Guerrero and Juan Fernández*

A Low Power Successive Approximation A/D Converter based on PWM Technique II

*Gustavo Della Colletta, Luis Henrique De Carvalho Ferreira and Tales Pimenta*

Synthesis by Direct Mapping of Extended Burst-Mode Asynchronous Controller Using RS Latch F

*Duarte Oliveira, Noé Alles and Lester Faria*

High-Order Low-Distortion Switched-Current Cascade 2-2-2  $\Sigma\Delta$  Modulator I

*Rafael Blumer, Cesar Prior, Paulo Aguirre and João Martins*

A Compact Low-Power CMOS Analog FSR Model-Based CNN J

*Edson Santana, Raimundo C. Freire and Ana I. Cunha*

HFSS Automated Driver based on Non-GUI Scripting for EM-based Design of High-Frequency Circuits HJ

*Felipe Leal-Romo, Rogelio Moreyra-Gonzalez and Jose Rayas-Sánchez*

Analysis and Implementation of a Wireless Sensor Network with Remote Access through SMS JII

*Diego Antolín, Alberto Bayo, Nicolás Medrano, Belén Calvo, Santiago Celma and Cristina Azcona*

A NDIR-based CO<sub>2</sub> Monitor System for Wireless Sensor Networks FF

*Daniel García-Romeo, Héctor Fuentes, Nicolás Medrano, Belén Calvo, Pedro A. Martínez and Cristina Azcona*

MINoC: Providing Configurable High Throughput Interconnection for MPSoCs I

*Cezar Rodolfo Wedig Reinbrecht, Débora Matos, Marcio Kreutz, Luigi Carro and Altamiro Susin*

Neural Backstepping Control: Green Energy Applications E

*Riemann Ruiz Cruz, Edgar Sánchez and Alexander Loukianov*

Non-Recursive Comb-Decimation Filter with an Improved Alias Rejection FH

*Gerardo Molina Salgado and Gordana Jovanovic Dolecek*

A Multi-Level Phase Detector in 90 nm CMOS FI

*Carlos Sanchez-Azqueta, Santiago Celma and Cecilia Gimeno*

Tradeoff Between Delay and Area in the Gate Sizing using Geometric Programming  
*Gracieli Posser, Guilherme Flach, Gustavo Wilke and Ricardo Reis*

Low Power Switched Capacitor Implementation of Discrete Haar Wavelet Transform  
*Alfonso Chacon, Pedro Julian, Milutin Stanacevic, Shuo Li, Esteban Baradin and Leonardo Rivas*

Memristor Behavioural Modeling and Simulations using Verilog-AMS  
*Hauisson Jody Batista Da Costa, Francisco Assis Brito Filho and Pedro Ivo Araujo Do Nascimento*

Multi-purpose System-on-Chip Platform for Rapid Prototyping  
*Andres Benavides Arevalo, Jose Aedo Cobo and Fredy Rivera*

A fast and low cost architecture developed in FPGAs for solving systems of linear equations  
*Janier Arias-Garcia, Carlos Humberto Llanos, Mauricio Ayala-Rincon and Ricardo Jacobi*

A CMOS UWB Pulse Beamforming Transmitter with Vivaldi Array Antenna for Vital Signals Monitoring Applications  
*Alexandre De Oliveira Manicoba, Héctor Dave Orrillo Ascama, Luiz Carlos Moreira, Sérgio Takeo Kofuji and Wilhelmus A. M. Van Noije*

Parallel Algorithm for Evolvable-Based Boolean Synthesis on GPUs  
*Jaime Vitola Oyaga, Adriana Carolina Sanabria Borbon, Cesar Pedraza Bonilla and Martha Johanna Sepulveda*

Improving Neural-Based Classification of Databases with Overlapped Classes: the Case of Star/Galaxy Segregation  
*Pilar Gomez-Gil, Omar López-Cruz and Ana Bertha Cruz-Martínez*

2.45GHz Low Phase Noise LC VCO Design using Flip Chip on Low Cost CMOS Technology  
*Angélica Dos Anjos, Armando Ayala Pabón and Wilhelmus Van Noije*

The Influence of Interconnection Length on Expanded Non-Resonant Ring Oscillators  
*Oscar González Díaz, Mónico Linares Aranda and Reydezel Torres Torres*

A compact CMOS class-AB analog median filter  
*Carlos Muñiz-Montero, Marco A. Ramírez-Salinas, Luis A. Villa, Heron Molina-Lozano, Victor H. Ponce-Ponce, David Arellano-Gutiérrez and Luis A. Sánchez-Gaspariano*

Optimal Homogeneous Networks with Best Possible Synchronizability  
*Guanrong Chen*

Cell Search in Long Term Evolution Systems: Primary and Secondary Synchronization  
*Eric Silva, Gordana Jovanovic and Fredric Harris*

High-Speed Low-Power Parallel Random Number Generator for Wireless Channel Emulators  
*Javier Vazquez Castillo, Alejandro Castillo Atoche, Johan Estrada Lopez, Luis Vela Garcia and Ramon Parra Michel*

Synthesis of Synchronous Digital Systems Operating in Double-Edge of Clock AII

*Duarte Oliveira, Thiago Curtinhas, Diego Bompean, Luiz Ferreira and Leonardo Romano*

Sigma-Delta Modulator with Op-Amp Gain Compensation for Nanometer CMOS Technologies AFI

*Aldo Pena-Perez, Victor Rodolfo Gonzalez-Diaz and Franco Maloberti*

Rapid Control Prototyping of a Permanent Magnet DC Motor Using Non-linear Sliding Control ZAD and FPIC AFI

*Nicolás Toro García, Fredy Edimer Hoyos Velasco and Fabiola Angulo García*

Processor Allocation Algorithm based on Frame Combing with Memorization for 2D Mesh CMPs AFJ

*Luka Daoud, Victor Goulart and M. El-Sayed Ragab*

Design of a Mixed-Signal Cartesian Feedback Loop for a Low Power Zero-IF WCDMA Transmitter AFJH

*Oualid Sanaa, Dominique Dallet and Eric Kerhervé*

Inductorless Very Small 4.6pJ/pulse 7th Derivative Pulse Generator for IR-UWB AFJ

*José Fontebasso Neto, Luiz Carlos Moreira and Wilhelmus Adrianus Maria Van Noije*

Effects of Single-Electron Transistor Parameter Variations on Hybrid Circuits Design AOF

*Francisco Castro-González, Arturo Sarmiento-Reyes and Francisco Zamudio-Saenz*

A SiGe Microbolometer Interface for Low-Power Microcontrolled Applications AOE

*Héctor Fuentes, Daniel García-Romeo, Nicolás Medrano, Belén Calvo, Pedro A. Martínez, Cecilia Gimeno, María Teresa Sanz, Mario Moreno and Alfonso Torres*

Towards Low-cost Soft Error Mitigation in SRAM-based FPGAs: a Case Study on AT40K AEG

*Jean Baptiste Ferron, Lorena Anghel and Regis Leveugle*

Accelerating the Artificial Bee Colony Algorithm by Hardware Parallel Implementations AGFH

*Daniel Muñoz Arboleda, Carlos Llanos Quintero, Leandro Dos Santos Coelho and Mauricio Ayala-Rincón*

Coil-on-chip: Design of integrated coils to inductive telemetry system AGF

*Fredy Segura-Quijano, Jorge Mario Garzón Rey, Antonio Garcia Rozo, Jesus Andres Palechor and Luis Felipe Ariza*

Evaluating the Impact of Slew on Delay and Power of Neighboring Gates in Discrete Gate Sizing ACG

*Vinicio Livramento, Jose Luis Güntzel, Chrystian Guth and Marcelo O. Johann*

A CMOS 25.3 ppm/C Bandgap Voltage Reference using Self-Cascode Composite Transistor ACG

*Dalton Colombo, Felipe Werle, Gilson Wirth and Sergio Bampi*

Evaluation of Process Variability on Current for Nanotechnologies Devices ACGJ

*Cristina Meinhardt and Ricardo Reis*

A Digitally Programmable Calibration Circuit for Smart Sensors AHH

*Erick Guerrero Rodriguez, Maria Teresa Sanz Pascual, Joel Molina Reyes, Nicolás Medrano Marqués and Belén Calvo López*

Existence of Multiple Operating Points in Memristive Circuits AII

*Carlos Hernández, Arturo Sarmiento and Héctor Vázquez*

Event-driven simulation of Filippov systems: The case of a nonlinear Wien bridge oscillator AF

*Guillermo Gallo, Gustavo Osorio and Gerard Olivar*

A CMOS Imaging System Featuring Focal-Plane Compression based on DPCM and VQ GI

*Fernanda Oliveira, Hugo Haas, José Gabriel Gomes and Antonio Petraglia*

A Novel Representation for 3D-LSI Floorplan: Merged FT Squeeze GJ

*Ryutaro Hayashi, Hidenori Ohta and Kunihiro Fujiyoshi*

An Efficient Hardware Architecture of the H.264/AVC Half and Quarter-Pixel Motion Estimation for real-time High-Definition Video Streams GH

*Ernesto Christopher Villegas Castillo, Mario Andrés Raffo Jara and Carlos Bernardino Silva Cárdenas*

Low Power 3-2 and 4-2 Adder Compressors Implemented Using ASTRAN GI

*Jorge Tonfat and Ricardo Reis*

A digital hardware architecture for a three-input one-output zero-order ANFIS GF

*Henry Block and Carlos Silva*