

2012 13th International Symposium on Quality Electronic Design

(ISQED 2012)

**Santa Clara, California, USA
19-21 March 2012**



**IEEE Catalog Number: CFP12250-PRT
ISBN: 978-1-4673-1034-5**

TABLE OF CONTENTS

INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN

Welcome to ISQED 2012	iii
Best Paper Awards	iv
Committees	v
ISQED Fellow Award	x
Sessions at a Glance	xi
Calls for Papers – ASQED 2012 and ISQED 2013	End pages

SESSION 1A: Test and Measurement

Chair: Sreejit Chakravarty, LSI Corporation

Co-Chair: Srivatsa Vasudevan, Synopsys Inc.

Physical-Design-Friendly Hierarchical Logic Built-In Self-Test – A Case Study	1
Kelvin Nelson, Jaga Shanmugavadevelu, Jayanth Mekkoth, Venkat Ghanta, Jun Wu, Fe Zhuang	
Cisco Systems	
Hao-Jan Chao, Shianling Wu, Jie Rao, Lizhen Yu, Laung-Terng Wang	
SynTest Technologies, Inc.	
A Self-Testable SiGe LNA and Built-in-Self-Test Methodology for Multiple Performance Specifications of RF Amplifiers.....	7
Abhilash Goyal, Madhavan Swaminathan, Abhijit Chatterjee, Duane Howard, John Cressler	
Georgia Institute of Technology	
Improved Path Clustering for Adaptive Path-Delay Testing	13
Tuck-Boon Chan and Andrew Kahng	
UC-San Diego	
TSV and DFT Cost Aware Circuit Partitioning for 3D-SOCs.....	21
Amit Kumar, Sudhakar M. Reddy	
University of Iowa	
Irith Pomeranz	
Purdue University	
Bernd Becker	
Albert Ludwigs University	
A Design-For-Test Apparatus for Measuring On-Chip Temperature with Fine Granularity.....	27
James Tandon, Masahiro Sasaki, Makoto Ikeda, Kunihiro Asada	
University of Tokyo	

SESSION 1B: Reliable System Design

Chair: Payman Zarkesh-Ha, University of New Mexico

Co-Chair: Srinivas Bodapati, Intel

Wearout-Aware Compiler-Directed Register Assignment for Embedded Systems.....	33
Fahad Ahmed, Linda Milor	
Georgia Institute of Technology	
Mohamed Sabry, David Atienza	
Ecole Polytechnique Federale de Lausanne	
Process-Variation Aware Mapping of Real-Time Streaming Applications to MPSoCs for Improved Yield.....	41
Davit Mirzoyan	
Delft University of Technology	
Benny Akesson, Kees Goossens	
Eindhoven University of Technology	
Single Fault Reliability Analysis in FPGA Implemented Circuits	49
Hadi Jahani-rad, Karim Mohammadi	
Iran University of Science and Technology	
Pejman Attarsharghi	
Sharif University of Technology	
Low Complexity Cross Parity Codes for Multiple and Random Bit Error Correction	57
Mahesh Poolakkaparambil, Abusaleh Jabir	
Oxford Brookes University	
Jamison Matthew	
University of Bristol	
, Saraju Mohanty	
University of North Texas	

Delay Insensitive Code-Based Timing and Soft Error-Resilient and Adaptive-Performance Logic.....	63
Bao Liu, Xuemei Chen, Fiona Teshome	University of Texas at San Antonio

SESSION 1C: System Frameworks and Tools

Chair: Makram Mansour, Texas Instruments

Co-Chair: Jose Silva Matos, University of Porto

A Particle Swarm Optimization Approach for Synthesizing Application-specific Hybrid Photonic Networks-on-Chip	78
Shirish Bahirat and Sudeep Pasricha	Colorado State University
A Preliminary Study on System-level Impact of Persistent Main Memory	84
Taciano Perez	Hewlett Packard Co.
Ney Laert Vilar Calazans, Cesar A. F. De Rose	Pontificia Universidade Católica do Rio Grande do Sul
Optimal Microarchitectural Design Configuration Selection for Processor Hard-Error Reliability	91
Ying Zhang, Lide Duan, Bin Li, Lu Peng	Louisiana State University
NoC-based Platform for Embedded Software Design: An Extension of the Hellfire Framework	97
Felipe Magalhães, Oliver Longhi, Sérgio Filho, Alexandra Aguiar, Fabiano Hessel	Pontificia Universidade Católica do Rio Grande do Sul (PUCRS)

SESSION 2A: Thermal and Power in 3D ICs

Chair: Tan Yan, Synopsys, Inc.

Co-Chair: Martin Wang, UIUC

Thermal Via Structural Design in Three-Dimensional Integrated Circuits	103
Leslie Hwang, Kevin Lin, Martin Wong	University of Illinois Urbana-Champaign
Functional Test Pattern Generation for Maximizing Temperature in 3D IC Chip Stack	109
Sudarshan Srinivasan and Sandip Kundu	University of Massachusetts Amherst
Thermal Analysis of 3D Integrated Circuits Based on Discontinuous Galerkin Finite Element Method	117
Amir Zjajo, Nick van der Meijs, Rene van Leuken	Delft University of Technology
Full-chip Thermal Analysis of 3D ICs with Liquid Cooling by GPU-Accelerated GMRES Method	123
Xue-Xin Liu, Zao Liu, Sheldon X.-D. Tan, Joseph Gordon	University of California, Riverside
Leakage-Aware Performance-Driven TSV-Planning Based on Network flow Algorithm in 3D ICs	129
Kan Wang, Sheqin Dong, Yuchun Ma	Tsinghua University
Goto Satoshi	Waseda University
Jason Cong	UCLA
A 3D IC Designs Partitioning Algorithm with Power Consideration	137
Ho-Lin Chang, Hsiang-Cheng Lai, Tsu-Yun Hsueh, Wei-Kai Cheng, Mely Chen Chi	Chung Yuan Christian University

SESSION 2B: Low Power Communication Circuits

Chair: Syed Alam, Everspin Technologies Inc.

Co-Chair: Dinesh Somasekhar, Global Foundries

Embracing Local Variability to Enable a Robust High-Gain Positive-Feedback Amplifier: Design Methodology and Implementation	143
Kareem Ragab, Ranjit Gharpurey, Michael Orshansky	University of Texas at Austin

An Ultra-Low Voltage Digitally Controlled Low-Dropout Regulator with Digital Background Calibration	151
Yongtae Kim and Peng Li	Texas A&M University
Dynamically Biased Low Power High Performance 3.3V Output Buffer in a Single Well Bulk CMOS 1.8V Oxide 45nm Process	159
Karthik Rajagopal	Texas Instruments
Design of an Efficient NoC Architecture using Millimeter-Wave Wireless Links	165
Sujay Deb, Kevin Chang, Xinmin Yu, Partha Pande, Deuk Heo, Benjamin Belzer	Washington State University
Amlan Ganguly	Rochester Institute of Technology
Christof Teuscher	Portland State University
A Novel Robust Signaling Scheme for High-Speed Low-Power Communication over Long Wires ...	173
Marshnil Dave, Maryam Shojaei Baghini, Dinesh Sharma	IIT-Bombay
An Extended-Range Incremental CT $\Sigma\Delta$ ADC with Optimized Digital Filter	179
Julian Garcia and Ana Rusu	KTH Royal Institute of Technology

SESSION 2C: Process-Induced Variability & Hot Spot Detection

Chair: Rajan Beera, Texas Instruments

Co-Chair: Valeriy Sukharev, Mentor Graphics

Test Structure, Circuits and Extraction Methods to Determine the Radius of Influence of STI and Polysilicon Pattern Density	185
Albert H. Chang, Duane Boning	Massachusetts Institute of Technology
Kewei Zuo, Jean Wang, Douglas Yu	Taiwan Semiconductor Manufacturing Company, Ltd.
Post-Placement Lithographic Hotspot Detection and Removal in One-Dimensional Gridded Designs	193
Jen-Yi Wu, Malgorzata Marek-Sadowska	University of California, Santa Barbara
Mark Simmons	Mentor Graphics Corporation
On Lithography Aware Metal-Fill Insertion	200
Vikram Suresh, Priyamvada Vijayakumar, Sandip Kundu	University of Massachusetts, Amherst
Understanding, Modeling, and Detecting Pooling Hotspots in Copper CMP	208
Aaron Gower-Hall, Tamba Gbondo-Tugbawa, JenPin Weng	Cadence Design Systems
Wei-tsu Tseng, Laertis Economikos, Toshiaki Yanagisawa, Pavan Bashaboina, Stephen Greco	IBM
Methodology for Analysis of TSV Stress Induced Transistor Variation and Circuit Performance	216
Li Yu, Duane Boning	Massachusetts Institute of Technology
Wen-Yao Chang, Kewei Zuo, Jean Wang, Douglas Yu	Taiwan Semiconductor Manufacturing Company, Ltd.
High Performance Electrical Driven Hotspot Detection Solution for Full Chip Design using a Novel Device Parameter Matching Technique	223
Rami Fathy, Mohamed Al-Imam, Abdelrahman ElMously, Haitham Eissa, Ahmed.....Arafa	Mentor Graphics
Mohab Anis	American University in Cairo

SESSION 3A: Emerging Topics in EDA

Chair: James Lei, Applied Harmonics Corporation

Co-Chair: Anand Iyer, AMD

Fast Delay Estimation with Buffer Insertion for Through-Silicon-Via-Based 3D Interconnects	228
Young-Joon Lee and Sung Kyu Lim	Georgia Institute of Technology
Functional Composition: A New Paradigm for Performing Logic Synthesis	236
Mayler Martins, Renato Ribas, Andre Reis	UFRGS

A New Voltage Binning Technique for Yield Improvement Based on Graph Theory	243
Ruijing Shen, Sheldon X.-D. Tan, Xue-Xin Liu	University of California, Riverside
A Complete Power Estimation Methodology for DSP Blocks in FPGAs	249
Hassan Hassan and Nizar Abdallah	Microsemi Corp.
Process Variation Aware DRAM Design Using Block Based Adaptive Body Biasing Algorithm	255
Satyajit Desai, Sanghamitra Roy, Koushik Chakraborty	Utah State University

SESSION 3B: Design & Analysis of Emerging Devices

Chair: Paul Tong, Pericom Semiconductor

Co-Chair: Bao Liu, University of Texas

Device- and System-Level Performance Modeling for Graphene P-N Junction Logic	262
Chenyun Pan and Azad Naeemi	Georgia Institute of Technology
Quasi-Planar Tri-gate (QPT) Bulk CMOS Technology for Single-Port SRAM Application	270
Yasumasa Tsukamoto, Makoto Yabuuchi, Hidehiro Fujiwara, Koji Nii	Renesas Electronics Corporation
Changhwan Shin	University of Soeul
Tsu-Jae King Liu	University of California at Berkeley
A Body-Voltage-Sensing-Based Short Pulse Reading Circuit for Spin-Torque Transfer RAMs (STT-RAMs)	275
Fengbo Ren, Henry Park, Richard Dorrance, Yuta Toriyama, C.-K. Ken Yang, Dejan Marković	UCLA
Interconnect Analysis in Spin-torque Devices: Performance Modeling, Optimal Repeater Insertion, and Circuit-size Limits	283
Shaloo Rakheja and Azad Naeemi	Georgia Institute of Technology
Analysis of Crosstalk Delay and Area for MWNT and Bundled SWNT in Global VLSI Interconnects	291
Manoj Kumar Majumder, Nisarg D. Pandya, Brajesh Kumar Kaushik, Sanjeev Kumar Manhas	Indian Institute of Technology Roorlee

SESSION 3C: Variation-Aware Design Methodologies

Chair: Rajesh Garg, Intel

Co-Chair: Riaz Naseer, Intel

Robust Metastability-based TRNG Design in Nanometer CMOS with Sub-V_{dd} Pre-charge and Hybrid Self-calibration	298
Vikram Suresh and Wayne Burleson	University of Massachusetts, Amherst
Statistical Observations of NBTI-Induced Threshold Voltage Shifts on Small Channel-area Devices	306
Takashi Sato, Hiromitsu Awano, Hirofumi Shimizu, Hiroshi Tsutsui, Hiroyuki Ochi	Kyoto University
Error Mitigation in Digital Logic using a Feedback Equalization with Schmitt Trigger (FEST) Circuit	312
Zafar Takhirov, Bobak Nazer, Ajay Joshi	Boston University
The Combined Effect of Process Variations and Power Supply Noise on Clock Skew and Jitter	320
Hu Xu, Vasilis F. Pavlidis, Giovanni De Micheli	EPFL
Wayne Burleson	University of Massachusetts Amherst
TDDB-Based Performance Variation of Combinational Logic in Deeply Scaled CMOS Technology	328
Haiqing Nan, Li Li, Ken Choi	Illinois Institute of Technology

Poster Session

Chair: Mark Budnik, Valpraiso University

Co-Chair: Keith Bowman, Intel

Critical Area Driven Dummy Fill Insertion to Improve Manufacturing Yield	334
Nishant Dhumane and Sandip Kundu University of Massachusetts, Amherst	
Impact of Transistor Aging Effects on Sense Amplifier Reliability in Nano-Scale CMOS	342
Roberto Menchaca and Hamid Mahmoodi San Francisco State University	
A Highly Reliable SEU Hardened Latch and High Performance SEU Hardened Flip-Flop	347
Riadul Islam Concordia University	
A Scalable Curve-fit Model of the Substrate Coupling Resistances for IC Design	353
Vijaya Kumar Gurugubelli and Shreepad Karmalkar Indian Institute of Technology Madras	
Efficient Reduction Techniques for Statistical Model Generation of Standard Cells	358
Sachin Shrivastava and Harindranath Parameswaran Cadence Design Systems	
Efficient Electro-Thermal Co-analysis on CPU+GPU Heterogeneous Architecture	364
Kun Huang, Xu Yang, Guoxing Zhao, Zuying Luo Beijing Normal University	
Dynamic Range Estimation for Systems with Control-flow Structures	370
Bin Wu Advanced Micro Devices, Inc.	
Comparison of Variations in MOSFET versus CNFET in Gigascale Integrated Systems	378
Ali Arabi M. Shahi, Payman Zarkesh-Ha, Mirza Elahi University of New Mexico	
Vertical Slit Field Effect Transistor in Ultra-Low Power Applications	384
Xiang Qiu, Malgorzata Marek-Sadowska University of California, Santa Barbara	
Wojciech Maly Carnegie Mellon University	
Design and Optimization of Power Gating for DVFS Applications	391
Tong Xu and Peng Li Texas A&M University	
An Area Efficient On-Chip Hybrid Voltage Regulator	398
Selcuk Kose, Eby Friedman University of Rochester	
Simon Tam Intel Corporation	
Sally Pinzon, Bruce McDermott Eastman Kodak	
Device and Electromagnetic Co-simulation of TSV: Substrate Noise Study and Compact Modeling of a TSV in a Matrix	404
Patrick Le Maitre, Melanie Brocard, Alexis Farcy, Jean-Claude Marin STMicroelectronics	
A Case for 3D Stacked Analog Circuits in High-Speed Sensing Systems	412
Mohammad Abdel-Majeed, Mike S.W. Chen, Murali Annavaram University of Southern California	
A DyadicCluster Method Used for Nonlinear Placement	418
Wenchao Gao, Xu Qian China University of Mining and Technology	
Wenchao Gao, Qiang Zhou, Yici Cai Tsinghua University	
Clock Mesh Framework	424
Pinaki Chakrabarti, Dwight Hill, Aiqun Cao Synopsys Inc.	
Vikram Bhatt University of California, San Diego	
Placement Aware Clock Gate Cloning and Redistribution Methodology	432
Vishweshwara Ramamurthy, Mahita Nagabhiru, Venkatraman Ramakrishnan Texas Instruments India	
Impact of C-Elements in Asynchronous Circuits	437
Matheus Moreira, Bruno Oliveira, Fernando Moraes, Ney Calazans PUCRS	
A Top-Down Design Methodology using Virtual Platforms for Concept Development	444
Mohit Shah, Chaitali Chakrabarti, Andreas Spanias Arizona State University	
Brian Mears Intel Corporation	
Partitioning and Dynamic Mapping Evaluation for Energy Consumption Minimization on NoC-Based MPSoC	451
Eduardo Antunes, Matheus Soares, Alexandra Aguiar, Sergio Johann F., Marcos Sartori, Fabiano Hessel, Cesar Marcon Pontifical University Catholic of Rio Grande do Sul	

SESSION 4A: Physical Design

Chair: Makoto Ikeda, University of Tokyo

Co-Chair: Martin Wang, UIUC

Ordinary Kriging Metamodel-Assisted Ant Colony Algorithm for Fast Analog Design Optimization	458
Oghenekarho Okobiah, Saraju Mohanty, Elias Kougianos University of North Texas	
CMOS Op-amp Circuit Synthesis with Geometric Programming Models for Layout-Dependent Effects	464
Yu Zhang, Bo Liu, Bo Yang, Jing Li, Shigetoshi Nakatake The University of Kitakyushu	
DRC-Free High Density Layout Exploration with Layout Morphing and Patterning Quality Assessment, with Application to SRAM	470
Amith Singhee, Emrah Acar, Mohammad Younus, Rama Singh, Aditya Bansal IBM Corp.	
Hierarchical Power Network Synthesis for Multiple Power Domain Designs	477
Chieh-Jui Lee, Sean Shih-Ying Liu, Chuan-Chia Huang, Hung-Ming Chen National Chiao Tung University	
Chang-Tzu Lin, Chia-Hsin Lee Industrial Technology Research Institute	
Algorithmic Study on the Routing Reliability Problem	483
Qiang Ma, Zigang Xiao, Martin D. F. Wong University of Illinois at Urbana-Champaign	

SESSION 4B: Robust SRAM Design

Chair: Srinivas Bodapati, Intel

Co-Chair: Hamid Mahmoodi, SFSU

A 40-nm 256-Kb 0.6-V Operation Half-Select Resilient 8T SRAM with Sequential Writing Technique Enabling 367-mV VDDmin Reduction	489
Masaharu Terada, Shusuke Yoshimoto, Shunsuke Okumura, Hiroshi Kawaguchi, Masahiko Yosimoto Kobe University	
Toshikazu Suzuki, Shinji Miyano Semiconductor Technology Academic Research Center (STARC)	
Process Variation Tolerant 9T SRAM Bitcell Design	493
G. K. Reddy, Kapil Jainwal Jaypee University of Engineering & Technology	
Jawar Singh Indian Institute of Information Technology, Design and Manufacturing	
Saraju P. Mohanty University of North Texas	
History & Variation Trained Cache (HVT-Cache): A Process Variation Aware and Fine Grain Voltage Scalable Cache with Active Access History Monitoring	498
Avesta Sasan, Kiarash Amiri, Ahmed Eltawil, Fadi Kurdahi University of California Irvine	
Houman Homayoun University of California San Diego	
VAR-TX: A Variability-Aware SRAM Model for Predicting the Optimum Architecture to Achieve Minimum Access-Time for Yield Enhancement in Nano-scaled CMOS	506
Jeren Samandari-Rad, Matthew Guthaus, Richard Hughey University of California, Santa Cruz	
Bit Error Rate Estimation in SRAM Considering Temperature Fluctuation	516
Yuki Kagiyama, Shunsuke Okumura, Koji Yanagida, Shusuke Yoshimoto, Yohei Nakata, Shintaro Izumi, Hiroshi Kawaguchi, Masahiko Yoshimoto Kobe University	

SESSION 4C: 3D Effects on Package Co-Design

Chair: Kamesh Gadepally, Texas Instruments

Co-Chair: Lalitha Immaneni, Intel

Chip-Package Power Delivery Network Resonance Analysis and Co-design Using Time and Frequency Domain Analysis Techniques	520
Jonathan Watkins Maxim	
Jai Pollayil, Calvin Chow, Aweek Sarkar Apache Design Inc.	

Maintaining Power Integrity by Damping the Cavity-Mode Anti-Resonances' Peaks on a Power Plane by Particle Swarm Optimization	525
Jai Narayan Tripathi, Jayanta Mukherjee	Indian Institute of Technology Bombay
Raj Kumar Nagpal, Nitin Kumar Chhabra, Rakesh Malik	STMicroelectronics Pvt. Ltd.
A Design Tradeoff Study with Monolithic 3D Integration	529
Chang Liu and Sung Kyu Lim	Georgia Institute of Technology
Cost-minimized Double Die DRAM Packaging for Ultra-High Performance DDR3 and DDR4 Multi-Rank Server DIMMs	537
Richard Crisp, Wael Zohni, Bel Haba	Invensas Corp
Bill Gervasi	Discobolus Designs

SESSION 5A: Advanced Analysis & Characterization for Sub-Micron Design

Chair: Masahiro Fujita, University of Tokyo

Co-Chair: Anand Iyer, AMD

Speed-path Analysis for Multi-path Failed Latches with Random Variation	545
Tsutomu Ishida, Izumi Nitta, Katsumi Homma, Yuzi Kanazawa, Hiroaki Komatsu	Fujitsu, Ltd.
HiSIM-RP: A Reverse-Profiling Based 1st Principles Compact MOSFET Model and its Application to Variability Analysis of 90nm and 40nm CMOS	553
Hironori Sakamoto, Shigetaka Kumashiro	Renesas Electronics Corp.
Shigeo Sato	Fujitsu Semiconductor Ltd.
Naoki Wakita	Toshiba Corp.
Tohru Mogami	NEC Corp.
An Accurate Current Source Model for CMOS Based Combinational Logic Cell	561
Baljit Kaur, Sandeep Vundavalli, Sanjeev Kumar Manhas, Sudeb Dasgupta, Anand Bulusu	Indian Institute of Technology, Roorkee
Efficient Approaches to Overcome Non-Convexity Issues in Analog Design Automation	566
Supriyo Maji and Pradip Mandal	Indian Institute of Technology, Kharagpur
Optimization of Importance Sampling Monte Carlo using Consecutive Mean-shift Method and its Application to SRAM Dynamic Stability Analysis	572
Takeshi Kida, Yasumasa Tsukamoto, Yuji Kihara	Renesas Electronics Corporation
Metamodel-Assisted Ultra-Fast Memetic Optimization of a PLL for WiMax and MMDS Applications	580
Oleg Garitselov, Saraju Mohanty, Elias Kougiianos, Oghenekarho Okobiah	University of North Texas

SESSION 5B: Power-Aware Design

Chair: Cheng Zhuo, Intel

Co-Chair: Mark Budnik, Valpraiso University

24% Power Reduction by Post-Fabrication Dual Supply Voltage Control of 64 Voltage Domains in V_{DDmin} Limited Ultra Low Voltage Logic Circuits	586
Tadashi Yasufuku, Yu Pu, Yun Fei Zheng, Ryo Takahashi, Masato Sasaki, Hiroshi Fuketa, Makoto Takamiya, Takayasu Sakurai	University of Tokyo
Koji Hirairi, Atsushi Muramatsu, Masahiro Nomura, Hirofumi Shinohara	Semiconductor Technology Academic Research Center
Enhancing Efficiency and Robustness of a Photovoltaic Power System under Partial Shading	592
Yanzhi Wang, Xue Lin, Massoud Pedram	University of Southern California
Younghyun Kim, Naehyuck Chang	Seoul National University
Comparison between Power Gating and DVFS from the Viewpoint of Energy Efficiency	601
Atsuki Inoue	Fujitsu Laboratories. Ltd.

Design of Low-Power, Scalable-Throughput Systems at Near/Sub Threshold Voltage	609
Meeta Srivastav, Michael Henry, Leyla Nazhandali	Virginia Tech University
Analysis and Evaluation of Greedy Thread Swapping Based Dynamic Power Management for MPSoC Platforms	617
Chirag Ravishankar, Sundaram Ananthanaryanan, Siddharth Garg, Andrew Kennings	University of Waterloo
Sundaram Ananthanaryanan	Anna University
Efficient Leakage Power Saving by Sleep Depth Controlling for Multi-mode Power Gating	625
Seidai Takeda, Shinobu Miwa, Hiroshi Nakamura	The University of Tokyo
Kimiyoshi Usami	Shibaura Institute of Technology

SESSION 5C: Circuit-Level Variability & Manufacturability

Chair: Shubhankar Basu, Global Foundries

Co-Chair: Saraju Mohanty, University of North Texas

DDRO: A Novel Performance Monitoring Methodology Based on Design-Dependent Ring Oscillators	633
Tuck-Boon Chan, Andrew Kahng	UC San Diego
Puneet Gupta, LiangZhen Lai	UCLA
An Analytical Approach to Efficient Circuit Variability Analysis in Scaled CMOS Design	641
Samatha Gummalla, Anupama R Subramaniam, Yu Cao, Chaitali Chakrabarti	Arizona State University
Process Mismatch Analysis based on Reduced-Order Models	648
Mustafa B Yelten, Paul D Franzon, Michael B Steer	North Carolina State University
Transistor Channel Decomposition for Structured Analog Layout, Manufacturability and Low-power Applications	656
Qing Dong, Bo Yang, Gong Chen, Jing Li, Shigetoshi Nakatake	The University of Kitakyushu
Theory of Redundancy for Logic Circuits to Maximize Yield/Area	663
Mohammad Mirza-Aghatabar, Melvin A. Breuer, Sandeep K. Gupta, Shahin Nazarian	University of Southern California
A Novel Sample Reuse Methodology for Fast Statistical Simulations with Applications to Manufacturing Variability	672
Rouwaida Kanj and Rajiv Joshi	IBM Corp.
Rouwaida Kanj	American University of Beirut

SESSION 6A: Verification & Silicon Debug

Chair: Srivatsa Vasudevan, Synopsys Inc.

Co-Chair: Sreejit Chakravarty, LSI Corporation

Monitoring and Timing Prediction in Early Analyzing and Checking Performance of Interconnection Networks at ESL	679
Mao-Yin Wang and Jen-Chieh Yeh	Industrial Technology Research Institute
Automated Correction of Design Errors by Edge Redirection on High-Level Decision Diagrams	686
Anton Karputkin, Raimund Ubar, Mati Tombak, Jaan Raik	Tallinn University of Technology
Assertion Clustering for Compacted Test Sequence Generation	694
Jason Tong, Dr. Zeljko Zilic	McGill University
Marc Boulé	École de Technologie Supérieure
Transaction-Based Post-Silicon Debug of Many-Core System-on-Chips	702
Amir Masoud Gharehbaghi and Masahiro Fujita	University of Tokyo & Japan Science and Technology
An Enhanced Debug-Aware Network Interface for Network-on-Chip	709
M. H. Neishaburi and Zeljko Zilic	McGill University

SESSION 6B: Challenges & Opportunities in New Technologies

Chair: Paul Tong, Pericom Semiconductor

Co-Chair: Bao Liu, University of Texas

Process Induced Mechanical Stress Aware Poly-Pitch Optimization for Enhanced Circuit Performance	717
Naushad Alam, Bulusu Anand, Sudeb Dasgupta	Indian Institute of Technology Roorkee
Design Issues and Insights of Multi-Fin Bulk Silicon FinFETs	723
Hsun Li and Meng-Hsueh Chiang	National Ilan University
Self-Heating Effects in Gate-all-around Silicon Nanowire MOSFETs: Modeling and Analysis	727
Xin Huang, Tianwei Zhang, Runsheng Wang, Changze Liu, Yuchao Liu, Ru Huang	Peking University
Comparison of Electrical, Optical and Plasmonic On-Chip Interconnects Based on Delay and Energy Considerations	732
Shaloo Rakheja and Vachan Kumar	Georgia Institute of Technology
Design Quality Tradeoff Studies for 3D ICs Built with Nano-scale TSVs and Devices	740
Kaiyuan Yang	Tsinghua University
Dae Hyun Kim, Sung Kyu Lim	Georgia Institute of Technology

SESSION 6C: Energy-Aware System Design

Chair: Lech Jozwiak, Eindhoven University of Technology

Co-Chair: Rajesh Berigei, Texas Instruments

Learning Based DVFS for Simultaneous Temperature, Performance and Energy Management	747
Hao Shen, Qinru Qiu	Syracuse University
Jun Lu	Binghamton University
Hot Peripheral Thermal Management to Mitigate Cache Temperature Variation	755
Houman Homayoun, Vasileios Kontoniris, Dean Tullsen	University of California, San Diego
Mehryar Rahmatian, Shahin Golshan	University of California, Irvine
Power-Performance Yield Optimization for MPSoCs Using MILP	764
Kshitij Bhardwaj, Sanghamitra Roy, Koushik Chakraborty	Utah State University
A Variation and Energy Aware ILP Formulation for Task Scheduling in MPSoC	772
Mahboobeh Ghorbani	University of Southern California
Register Binding and Domain Assignment for Multi-Domain Clock Skew Scheduling-Aware High-Level Synthesis	778
Keisuke Inoue and Mineo Kaneko	Japan Advanced Institute of Science and Technology