

2011 IEEE International 3D Systems Integration Conference

(3DIC 2011)

Osaka, Japan

31 January – 2 February 2012

(Postponed from October 2011)



IEEE Catalog Number: CFP11DIC-PRT
ISBN: 978-1-4673-2189-1

TABLE OF CONTENTS

TECHNICAL SESSION 1: WAFER AND CHIP BONDING

Low Temperature Bonding For 3D Interconnects	1
<i>T. Suga, R. Kondoh</i>	
Ultrathin Wafer Handling In 3D Stacked IC Manufacturing Combining A Novel Zonebond™	
Temporary Bonding Process With Room Temperature Peel Debonding	5
<i>A. Phommahaxay, A. Jourdain, G. Verbinnen, T. Voitke, P. Bisson, M. Gabriel, W. Spiess, A. Guerrero, J. McCutcheon, R. Puligadda, P. Bex, A. Eede, B. Swinnen, G. Beyer, A. Miller, E. Beyne</i>	
3D Stacking Using Cu-Cu Direct Bonding	9
<i>Y. Hu, C. Liu, M. Lii, K. Rebibis, A. Jourdain, A. Manna, G. Beyer, E. Beyne, C. Yu</i>	

TECHNICAL SESSION 2: TSV TECHNOLOGY

TSV Process Solution For 3D-IC	13
<i>S. Toyoda, A. Shibata, M. Harada, T. Murayama, T. Sakuishi, M. Hatanaka, Y. Morikawa, K. Suu</i>	
Study On High Performance And Productivity Of TSV's With New Filling Method And Alloy For Advanced 3D-SiP	18
<i>R. Sato, A. Tsukada, Y. Sato, Y. Iwata, H. Murata, S. Sekine, R. Kimura, K. Kishi</i>	
TSV Optimization For BEOL Interconnection In Logic Process	22
<i>S. Kang, S. Cho, K. Yun, S. Ji, K. Bae, W. Lee, E. Kim, J. Kim, J. Cho, H. Mun, Y. Park</i>	
Comparative Study Of Side-Wall Roughness Effects On Leakage Currents In Through-Silicon Via Interconnects	26
<i>T. Nakamura, H. Kitada, Y. Mizushima, N. Maeda, K. Fujimoto, T. Ohba</i>	

TECHNICAL SESSION 3: 3D INTEGRATION TECHNOLOGY

Wafer-Level 3D Integration With Cu TSV And Micro-Bump/Adhesive Hybrid Bonding Technologies	30
<i>C. Ko, Z. Hsiao, Y. Chang, P. Chen, J. Huang, H. Fu, Y. Huang, C. Chiang, W. Tsai, Y. Chen, W. Lo, K. Chen</i>	
Novel Detachable Bonding Process With Wettability Control Of Bonding Surface For Versatile Chip-Level 3D Integration	34
<i>Y. Ohara, L. Kangwook, T. Fukushima, T. Tanaka, M. Koyanagi</i>	
3D Stacking Using Ultra Thin Dies	38
<i>A. Manna, D. Velenis, T. Buisson, M. Detalle, K. Rebibis, W. Zhang, E. Beyne</i>	
Chip-Level TSV Integration For Rapid Prototyping Of 3D System LSIs	43
<i>K. Hozawa, F. Furuta, Y. Hanaoka, M. Aoki, K. Takeda, K. Sakuma, K. Lee, T. Fukushima, M. Koyanagi</i>	
Impact Of Containment And Deposition Method On Sub-Micron Chip-To-Wafer Self-Assembly Yield	47
<i>S. Mermoz, L. Sanchez, L. Cioccio, J. Berthier, E. Deloffre, C. Fretigny</i>	
Temporary Bonding Strength Control For Self-Assembly-Based 3D Integration	52
<i>T. Fukushima, Y. Ohara, J. Bea, M. Murugesan, K. Lee, T. Tanaka, M. Koyanagi</i>	

TECHNICAL SESSION 4: 3D MEMS AND OPTOELECTRONIC DEVICE

A 3D Heterogeneous Integration Method Using LTCC Wafer For RF Applications	56
<i>X. Mi, O. Toyoda, S. Ueda, F. Nakazawa</i>	
3D Integration Of MEMS And CMOS Via Cu-Cu Bonding With Simultaneous Formation Of Electrical, Mechanical And Hermetic Bonds	61
<i>R. Nadipalli, J. Fan, K. Li, K. Wee, H. Yu, C. Tan</i>	
Fabrication Tolerance Evaluation Of High Efficient Unidirectional Optical Coupler For Though Silicon Photonic Via In Optoelectronic 3D-LSI	66
<i>A. Noriki, K. Lee, J. Bea, T. Fukushima, T. Tanaka, M. Koyanagi</i>	

TECHNICAL SESSION 5: 3D APPLICATIONS

A Very Low Area ADC For 3-D Stacked CMOS Image Processing System	70
<i>K. Kiyoyama, K. Lee, T. Fukushima, H. Naganuma, H. Kobayashi, T. Tanaka, M. Koyanagi</i>	
Stacked SOI Pixel Detector Using Versatile Fine Pitch μ-Bump Technology	74
<i>M. Motoyoshi, J. Takanohashi, T. Fukushima, Y. Arai, M. Koyanagi</i>	

TECHNICAL SESSION 6: 3D DESIGN

Coordinating 3D Designs: Interface IP, Standards Or Free Form?	78
<i>P. Franzon, W. Davis, Z. Zhou, S. Priyadarshi, M. Hogan, T. Karnik, G. Srinavas</i>	
Pathfinder 3D: A Flow For System-Level Design Space Exploration	81
<i>S. Priyadarshi, J. Hu, W. Choi, S. Melamed, X. Chen, W. Davis, P. Franzon</i>	
3D Integration Demonstration Of A Wireless Product With Design Partitioning	89
<i>G. Druais, P. Ancey, C. Aumont, V. Caubet, L. Chapelon, C. Chaton, S. Cheramy, S. Cordova, E. Cirot, J. Colonna, P. Coudrain, T. Divel, Y. Dodo, A. Farcy, N. Guitard, K. Haxaire, N. Hotellier, F. Leverd, R. Liou, J. Michailos, A. Ostrovsky, S. Petitdidier, J. Pruvost, D. Riquet, O. Robin, E. Saugier, N. Sillon</i>	

TECHNICAL SESSION 7: 3D IC CIRCUITS TECHNOLOGY

6 Tbps/W, 1 Tbps/Mm², 3D Interconnect Using Adaptive Timing Control And Low Capacitance TSV	94
<i>F. Furuta, K. Osada</i>	
In-Tier Diagnosis Of Power Domains In 3D TSV ICs	98
<i>Y. Araga, M. Nagata, G. Plas, J. Kim, N. Minas, P. Travaly, M. Libois, A. Manna, W. Zhang, E. Beyne</i>	
ESD Protection Networks For 3D Integrated Circuits	104
<i>E. Rosenbaum, V. Shukla, M. Keel</i>	
A Miniaturized Heterogeneous Wireless Sensor Node In 3DIC	111
<i>X. Liu, L. Wang, M. Jayakrishnan, J. Lan, H. Li, C. Choong, M. Raja, Y. Guo, W. Goh, J. He, S. Gao, M. Je</i>	

TECHNICAL SESSION 8: 3D TEST METHODOLOGY

Global Built-in Selfrepair For 3D Memories With Redundancy Sharing And Parallel Testing	115
<i>X. Wang, D. Vasudevan, H. Lee</i>	
Supply Current Testing Of Open Defects At Interconnects In 3D ICs With IEEE 1149.1 Architecture	123
<i>T. Konishi, H. Yotsuyanagi, M. Hashizume</i>	

TECHNICAL SESSION 9: RELIABILITY AND METROLOGY

High Density Cu-TSVs And Reliability Issues	129
<i>M. Mariappan, H. Kobayashi, T. Fukushima, T. Tanaka, M. Koyanagi</i>	
W/Cu TSVs for 3D-LSI With Minimum Thermo-Mechanical Stress	133
<i>M. Murugesan, H. Hashiguchi, H. Kobayashi, T. Fukushima, T. Tanaka, M. Koyanagi</i>	
Characterization Of Local Strain Around Trough Silicon Via Interconnects In Wafer-On-Wafer Structures	137
<i>O. Nakatsuka, H. Kitada, Y. Kim, Y. Mizushima, T. Nakamura, T. Ohba, S. Zaima</i>	
Analysis Of Microbump Induced Stress Effects In 3D Stacked IC Technologies	141
<i>A. Ivankovic, G. Plas, V. Moroz, M. Choi, V. Cherman, A. Mercha, P. Marchal, M. Gonzalez, G. Eneman, W. Zhang, T. Buisson, M. Detalle, A. Manna, D. Verkest, G. Beyer, E. Beyne, B. Vandeveld, I. Wolf, D. Vandepitte</i>	
Damage Evaluation Of Wet-Chemical Silicon-Wafer Thinning Process	146
<i>N. Watanabe, T. Miyazaki, M. Aoyagi, K. Yoshikawa</i>	
Cu-Based Bonding Technology for 3D Integration Applications	150
<i>K. Chen, Z. Xu, F. Liu, C. Ko, C. Cheng, W. Huang, H. Lin, C. Cabral, Z. Hsiao, N. Klymko, H. Fu, Y. Chen, J. Lu, W. Lo</i>	
High Reliable And Fine Size Of 5-μm Diameter Backside Cu Through-Silicon Via(TSV) For High Reliability And High-End 3-D LSIs	154
<i>K. Lee, J. Bea, T. Fukushima, Y. Ohara, T. Tanaka, M. Koyanagi</i>	
200° C Direct Bonding Copper Interconnects : Electrical Results And Reliability	158
<i>L. Cioccio, R. Taibi, C. Chappaz, S. Moreau, L. Chapelon, T. Signamarcheix</i>	

INVITED TALK 1

Electrical, Thermal And Mechanical Impact Of 3D TSV And 3D Stacking Technology On Advanced CMOS Devices - Technology Directions	162
<i>E. Beyne</i>	

INVITED TALK 2

Monolithic 3D-ICs With Single Crystal Silicon Layers	167
<i>D. Sekar, Z. Or-Bach</i>	

KEYNOTE SPEECH 3

Recent Advances And New Trends In Nanotechnology And 3D Integration For Semiconductor Industry	169
<i>J. Lau</i>	

KEYNOTE SPEECH 4

Evolutional Directions Of Smart Automotive Systems And Semiconductors.....	192
<i>H. Ishihara</i>	

POSTER SESSION 1: WAFER AND CHIP BONDING

Selection Of Underfill Material In Cu Hybrid Bonding And Its Effect On The Transistor Keep-Out-Zone	193
<i>D. Lim, K. Leong, C. Tan</i>	
Void Reduction In Wafer Bonding By Simultaneously Formed Ventilation Channels	197
<i>M. Aoki, K. Hozawa, K. Takeda</i>	
High Temperature Bonding Solutions Enabling Thin Wafer Process And Handling On 3D-IC Manufacturing	202
<i>T. Itabashi, M. Kotani, M. Zussman, K. Zoschke, T. Fischer, M. Topper, H. Ishida</i>	
High Frequency Signal Transmission Characteristics Of Cone Bump Interconnections.....	206
<i>A. Ikeda, N. Watanabe, T. Asano</i>	
Low-Temperature Bonding Of LSI Chips To PEN Film Using Au Cone Bump For Heterogeneous Integration.....	211
<i>T. Shuto, N. Watanabe, A. Ikeda, T. Asano</i>	
Scalable Direct Bond Technology And Applications Driving Adoption.....	215
<i>P. Enquist</i>	
Evaluation Of Wafer Level Cu Bonding For 3D Integration.....	220
<i>S. Kang, Y. Kim, E. Kim, N. Lim, T. Jeong, J. Lee, S. Kim</i>	
Low Temperature Au-Au Bonding with VUV/O₃ Treatment.....	222
<i>A. Okada, M. Nimura, N. Unami, A. Shigetou, H. Noma, K. Sakuma, J. Mizuno, S. Shoji</i>	
Fabrication And Bonding Process Of Fine Pitch Cu Pillar Bump On Thin Si Chip For 3D Stacking IC.....	227
<i>W. Ki, M. Kang, S. Yoo, C. Lee</i>	

TSV TECHNOLOGY

Copper Deep Via Superfilling By Selective Accelerator Deactivation	231
<i>M. Hayase, N. Mizukoshi, M. Nagao</i>	
3D Interconnected Technology By High Speed Copper Electrodeposition Using Diallylamine Levelers	235
<i>T. Hayashi, K. Kondo, M. Takeuchi, Y. Suzuki, T. Saito, N. Okamoto, M. Marunaka, T. Tsuchiya, M. Bunya</i>	
Low Temperature Through-Si Via Fabrication Using Electroless Deposition	239
<i>F. Inoue, H. Philipsen, A. Radisic, S. Armini, P. Leunissen, H. Miyake, R. Arima, T. Shimizu, T. Ito, H. Seki, Y. Shinozaki, T. Yamamoto, S. Shingubara</i>	
Numerical And Experimental Study On Cu Protrusion Of Cu-Filled Through-Silicon Vias (TSV).....	243
<i>F. Che, W. Putra, A. Heryanto, A. Trigg, S. Gao, C. Gan</i>	

Plasma Etch And Dielectric Deposition Processes For TSV Reveal	249
<i>K. Buchanan, D. Thomas, H. Griffiths, K. Crook, D. Archard, M. Carruthers, M. Tanaka</i>	
TSV Reveal Etch for 3D Integration	251
<i>S. Olson, K. Hummler</i>	
Advanced TSV Filling Method With Sn Alloy And Its Reliability	255
<i>Y. Ko, M. Kang, H. Kokawa, Y. Sato, S. Yoo, C. Lee</i>	
Low-Temperature Bottom-Up Integration Of Carbon Nanotubes For Vertical Interconnects In Monolithic 3D Integrated Circuits	259
<i>S. Vollebregt, R. Ishihara, J. Cingel, K. Beenakker</i>	

3D INTEGRATION TECHNOLOGY

Vias-Last Process Technology For Thick 2.5D Si Interposers	263
<i>E. Vick, S. Goodwin, G. Cunningham, D. Temple</i>	
Development Of Ultra-Thinning Technology For Logic And Memory Heterogeneous Stack Applications	267
<i>N. Maeda, Y. Kim, Y. Hikosaka, T. Eshita, H. Kitada, K. Fujimoto, Y. Mizushima, K. Suzuki, T. Nakamura, A. Kawai, K. Arai, T. Ohba</i>	
Development Of High Accuracy Wafer Thinning And Pickup Technology For Thin Wafer	271
<i>K. Kitaichi, H. Shimamoto, C. Miyazaki, Y. Abe, S. Saito, S. Yasunaga</i>	
Advances Of 3MTM Wafer Support System	276
<i>K. Saito, R. Webb, B. Dronen</i>	
A study On The Edge Traces Technique For 3D Stack Chip	280
<i>J. Lee, C. Yoo, J. Song, S. Lee, S. Kim</i>	

RELIABILITY AND METROLOGY

Mechanical Characterization Of Residual Stress Around TSV Through Instrumented Indentation Algorithm	284
<i>G. Lee, S. Jeon, K. Byun, D. Kwon</i>	
Minimization Of The Local Residual Stress In 3DICs By Controlling The Structures And Mechanical Properties Of 3D Interconnections	290
<i>K. Nakahira, F. Endo, R. Furuya, K. Suzuki, H. Miura</i>	
Mechanical And Electrical Reliability Of Copper Interconnections For 3DIC	296
<i>N. Saito, N. Murata, K. Tamakawa, K. Suzuki, H. Miura</i>	
Combination Between The Nonlinear Finite Element Analyses And The Strain Measurement Using The Digital Image Correlation For A New 3D SIC Package	302
<i>T. Ikeda, M. Oka, S. Kawahara, N. Miyazaki, K. Matsumoto, S. Kohara, Y. Orii, F. Yamada, M. Kada</i>	
Numerical Analysis Of Bonding Process-Induced Deformation For 3D Package	308
<i>S. Choa, H. Lee, K. Kim</i>	
Mechanical Reliability Of Cu/Low-K Interconnects And Underfill	313
<i>T. Yoon, I. Lee, T. Kim</i>	
Thermal Stress Analysis Of Die Stacks With Fine-Pitch IMC Interconnections For 3D Integration	317
<i>S. Kohara, A. Horibe, K. Sueoka, K. Matsumoto, F. Yamada, Y. Orii, K. Sakuma, T. Kinoshita, T. Kawakami</i>	
Current Stressing Effect On Interfacial Reaction Characteristics Of Cu Pillar/Sn-3.5Ag Microbumps For 3D Integration	324
<i>B. Kwak, S. Kim, Y. Park</i>	
Hot Spots Suppression By High Thermal Conductivity Film In Thin-Substrate CMOS ICs For 3D Integration	326
<i>F. Kato, K. Kikuchi, H. Nakagawa, M. Aoyagi</i>	
In-line Metrology And Inspection For Process Control During 3D Stacking Of IC's	330
<i>S. Halder, I. Wolf, A. Phommahaxay, A. Miller, M. Maenhoudt, G. Beyer, B. Swinnen, E. Beyne</i>	

3D MEMS AND OPTOELECTRONIC DEVICES

Effect Of Frequency In The 3D Integration Of A PZT-Actuated MEMS Switch Using A Single Crystal Silicon Asymmetric Beam	334
<i>F. Nakazawa, T. Shimanouchi, T. Nakatani, T. Katsuki, H. Okuda, O. Toyoda, S. Ueda</i>	
Ultra-Compact Micro-Coil Realized Via Multi-Level Dense TSV Coil For Mems Application	339
<i>H. Li, L. Xie, L. Ong, A. Baram, I. Herer, A. Hirshberg, S. Chong, D. Kwong</i>	

A Low Stress Bond Pad Design Optimization Of Low Temperature Solder Interconnections On TSVs For MEMS Applications	343
<i>X. Zhang, R. Rajoo, F. Che, C. Selvanayagam, W. Choi, S. Gao, G. Lo, D. Kwong</i>	
High-Bandwidth Data Transmission Of New Transceiver Module Through Optical Interconnection	348
<i>Y. Ito, S. Terada, S. Arail, K. Choki, T. Fukushima, M. Koyangi</i>	

POSTER SESSION 2: 3D IC CIRCUITS TECHNOLOGY

PDN Impedance Analysis Of TSV-Decoupling Capacitor Embedded Silicon Interposer For 3D-Integrated CMOS Image Sensor System	352
<i>K. Kikuchi, C. Ueda, F. Fujii, Y. Akiyama, N. Watanabe, Y. Kitamura, T. Gomyo, T. Ookubo, T. Koyama</i>	
PDN Impedance And SSO Noise Simulation Of 3D System-In-Package With A Widebus Structure	356
<i>Y. Oizono, Y. Nabeshima, T. Okumura, T. Sudo, A. Sakai, S. Uchiyama, H. Ikeda</i>	
Interconnect Design And Analysis For Through Silicon Interposers (TSIs)	358
<i>J. Cubillo, R. Weerasekera, Z. Oo, E. Liu, B. Conn, S. Bhattacharya, R. Patti</i>	
Silicon Interposer Request-For-Quote IC-Package Co-Design Flow	364
<i>T. Whipple, T. McCracken</i>	
Through Silicon Capacitive Coupling (TSCC) Interface for 3D Stacked Dies	371
<i>K. Ikeuchi, M. Takamiya, T. Sakurai</i>	
Design Of Capacitive-Coupling-Based Simultaneously Bi-Directional Transceivers For 3DIC	376
<i>M. Aung, E. Lim, T. Yoshikawa, T. Kim</i>	
Design Exploration Of 3D Stacked Non-Volatile Memory By Conductive Bridge Based Crossbar	380
<i>Y. Wang, C. Zhang, R. Nadipalli, H. Yu, R. Weerasekera</i>	
Modeling And Compare Of Through-Silicon-Via (TSV) In High Frequency	386
<i>R. Wang, G. Charles, P. Franzon</i>	
Metal Semiconductor (MES) TSVs In 3D ICs: Electrical Modeling And Design	392
<i>A. Engin, S. Raghavan</i>	

3D APPLICATIONS

Effect of Planarity on the 3D Integration in 3-D Integrated CMOS Image Sensor	396
<i>N. Kwon, S. Hong, Y. Cha, S. Lee, H. Lee, A. Kim, S. Kim, C. Kim, S. Pyo</i>	
A CMOS-3D Reconfigurable Architecture With In-Pixel Processing For Feature Detectors	399
<i>M. Suarez, V. Brea, F. Pardo, R. Carmona-Galan</i>	
System Level Evaluation Of Silicon Imager Based See-Through Silicon Application	407
<i>W. Zhou, G. Max, D. Hart</i>	
Development Of Pixel Detectors For Particle Physics Using SLID-ICV Interconnection Technology	409
<i>H. Moser, L. Andricek, M. Beimforde, G. Liemann, A. Macchiolo, R. Nisius, R. Richter, P. Weigell</i>	
A Novel Reconfigurable Logic Device Base On 3D Stack Technology	413
<i>Q. Zhao, Y. Iwai, M. Amagasaki, M. Iida, T. Sueyoshi</i>	
A 3D-Integration Method To Compensate Output Voltage Degradation Of Boost Converter For Compact Solid-State-Drives	417
<i>T. Hatanaka, K. Johguchi, K. Takeuchi</i>	
Memory-Efficient Logic Layer Communication Platform For 3D-Stacked Memory-On-Processor Architectures	421
<i>M. Daneshialab, M. Ebrahimi, P. Liljeberg, J. Plosila, H. Tenhunen</i>	
Performance Evaluation Of 3D Stacked Multi-Core Processors With Temperature Consideration	429
<i>T. Hanada, H. Sasaki, K. Inoue, K. Murakami,</i>	
Effects Of 3-D Stacked Vector Cache On Energy Consumption	434
<i>R. Egawa, Y. Funaya, R. Nagaoka, Y. Endo, A. Musa, H. Takizawa, H. Kobayashi</i>	
3D Multiprocessor With 3D NoC Architecture Based On Tezzaron Technology	440
<i>M. Jabbar, D. Houzet, O. Hammami</i>	
Design Of 3D-IC For Butterfly NOC Based 64 Pemulticore: Analysis And Design Space Exploration	445
<i>O. Hammami, A. M'zah, K. Hamwi</i>	

3D DESIGN

3D Floorplanning Considering Vertically Aligned Rectilinear Modules Using T*-Tree	449
<i>A. Quiring, M. Lindenberg, M. Olbrich, E. Barke</i>	

A Middle-Grain Circuit Partitioning Strategy For 3-D Integrated Floating-Point Multipliers.....	454
<i>J. Tada, R. Egawa, K. Kawai, H. Kobayashi, G. Goto</i>	
Fabrication Cost Analysis for 2D, 2.5D, And 3D IC Designs	460
<i>C. Zhang, G. Sun</i>	
TSV Reduction In Homogeneous 3D FPGAs By Logic Resource And Input Pad Replication	464
<i>S. Maollempour, S. Razavi, M. Zamani</i>	
A Thermal-Aware Mapping Algorithm For Reducing Peak Temperature Of An Accelerator Deployed In A 3D Stack	469
<i>F. Mehdipour, K. Nunna, L. Gauthier, K. Inoue, K. Murakami</i>	
Multi-Step Approach For Thermal Optimization Of 3D-IC And Package	473
<i>A. Heinig, C. Sohrmann</i>	
Exploring AMBA AXI On-Chip Interconnection For TSV-Based 3D SoCs	478
<i>X. Liao, J. Zhou, X. Liu</i>	
HIBS – Novel Inter-Layer Bus Structure For Stacked Architectures	482
<i>M. Daneshtalab, M. Ebrahimi, J. Plosila</i>	
Adaptive Prefetching Scheme For Exploiting Massive Memory Bandwidth Of 3-D IC Technology	489
<i>H. Lim, G. Park</i>	
Using NEM Relay To Improve 3DIC Cost Efficiency.....	494
<i>T. Zhang, G. Sun</i>	

3D TEST METHODOLOGY

A Built-In Test Circuit For Open Defects At Interconnects Between Dies In 3D ICs.....	498
<i>Widiyanto, H. Yotsuyanagi, A. Ono, M. Takagi, M. Hashizume</i>	
Pre-Bond Testing Of Die Logic And Tsvs In High Performance 3D SICs.....	503
<i>B. Noia, K. Chakrabarty</i>	
3D-Scalable Adaptive Scan (3D-SAS)	508
<i>U. Syed, K. Chakrabarty, A. Chandra, R. Kapur</i>	
Author Index	