

**2012 IEEE Computer Society
Annual Symposium on VLSI
(ISVLSI 2012)**

**Amherst, Massachusetts, USA
19 – 21 August 2012**



**IEEE Catalog Number: CFP12179-PRT
ISBN: 978-1-4673-2234-8**

2012 IEEE Computer Society Annual Symposium on VLSI

ISVLSI 2012

Table of Contents

Message from the General and Program	
Chairs.....	xiii
Organizing Committee.....	xiv
Technical Program Committee.....	xvi
Additional Reviewers.....	xviii
Keynote and Plenary Talks.....	xix

Ph.D. Forum

A Dataflow Framework for DSP Algorithm Refinement	1
<i>Youngsoo Kim, Winser E. Alexander, and William W. Edmonson</i>	
Impact of Logic Synthesis on Soft Error Rate of Digital Integrated Circuits	3
<i>Daniel B. Limbrick</i>	
Design, Synthesis and Test of Reversible Circuits for Emerging Nanotechnologies	5
<i>Himanshu Thapliyal and Nagarajan Ranganathan</i>	
Algorithms for On-Chip Solution Preparation Using Digital Microfluidic Biochips	7
<i>Sudip Roy, Partha P. Chakrabarti, and Bhargab B. Bhattacharya</i>	

NoC/Router Design

A 3D-NoC Router Implementation Exploiting Vertically-Partially-Connected Topologies	9
<i>Maryam Bahmani, Abbas Sheibanyrad, Frédéric Pétrot, Florentine Dubois, and Paolo Durante</i>	
Formal Estimation of Worst-Case Communication Latency in a Network-on-Chip	15
<i>Vinitha Arakkonam Palaniveloo and Arcot Sowmya</i>	

Virtualizing Virtual Channels for Increased Network-on-Chip Robustness and Upgradeability	21
<i>Marios Evripidou, Chrysostomos Nicopoulos, Vassos Soteriou, and Jongman Kim</i>	
A Fast Head-Tail Expression Generator for TCAM—Application to Packet Classification	27
<i>Infall Syafalni and Tsutomu Sasao</i>	

Thermal Analysis and 3D IC Design

Hybrid 3D-IC Cooling System Using Micro-fluidic Cooling and Thermal TSVs	33
<i>Bing Shi, Ankur Srivastava, and Avram Bar-Cohen</i>	
Adaptive Stackable 3D Cache Architecture for Manycores	39
<i>Eric Guthmuller, Ivan Miro-Panades, and Alain Greiner</i>	
Reducing Temperature Variation in 3D Integrated Circuits Using Heat Pipes	45
<i>Kunal Ganeshpure and Sandip Kundu</i>	
A Temperature and Reliability Oriented Simulation Framework for Multi-core Architectures	51
<i>Simone Corbetta, Davide Zoni, and William Fornaciari</i>	

VLSI Architectures, Designs, and Implementations of Cryptographic Systems for Constrained Resources Environments

Hardware Comparison of the ISO/IEC 29192-2 Block Ciphers	57
<i>Neil Hanley and Maire O'Neill</i>	
Throughput and Efficiency Analysis of Unrolled Hardware Architectures for the SHA-512 Hash Algorithm	63
<i>Ignacio Algreto-Badillo, Miguel Morales-Sandoval, Claudia Feregrino-Urbe, and René Cumplido</i>	
VLSI Design and Implementation of Homophonic Security System	69
<i>N. Sklavos, P. Kitsos, and O. Koufopavlou</i>	

RRAM and Computing

Understanding the Switching Mechanism in Transition Metal Oxide Based ReRAM Devices	73
<i>Rashmi Jha and Branden Long</i>	
Operation Dynamics in Phase-Change Memory Cells and the Role of Access Devices	78
<i>A. Faraclas, N. Williams, F. Dirisaglik, K. Cil, A. Gokirmak, and H. Silva</i>	
Nano-PPUF: A Memristor-Based Security Primitive	84
<i>Jeyavijayan Rajendran, Garrett S. Rose, Ramesh Karri, and Miodrag Potkonjak</i>	

RRAM Motifs for Mitigating Differential Power Analysis Attacks (DPA)	88
<i>Ganesh Khedkar and Dhireesha Kudithipudi</i>	

Logic Synthesis and Testing

Synthesis of Multithreshold Threshold Gates	94
<i>Maciej Nikodem, Marek A. Bawiec, and Janusz Biernat</i>	
An Improvement in Partial Order Reduction Using Behavioral Analysis	100
<i>Yingying Zhang, Emmanuel Rodriguez, Hao Zheng, and Chris Myers</i>	
A DFT Methodology for Repairing Embedded Memories of Large MPSoCs	108
<i>Kunal Ganeshpure and Sandip Kundu</i>	
Binary Difference Based Test Data Compression for NoC Based SoCs	114
<i>Sanga Chaki, Chandan Giri, and Hafizur Rahaman</i>	

Advanced Circuit Design Techniques

On Design of Low Cost Power Supply Noise Detection Sensor for Microprocessors	120
<i>Arunkumar Vijayakumar, Raghavan Kumar, and Sandip Kundu</i>	
A Tuneable CMOS Pulse Generator for Detecting the Cracks in Concrete Walls	126
<i>Trivikrama Rao, Ashudeb Dutta, Shiv Govind Singh, Arijit De, and Bhibu Dutta Sahoo</i>	
A Wide Band Locking Range Quarter-PhaseGenerator PLL Using 0.13um BiCMOS Technology	131
<i>Xuelian Liu and John F. McDonald</i>	

Emerging Circuit Technologies

Design of Quantum Circuits for Random Walk Algorithms	135
<i>Amlan Chakrabarti, ChiaChun Lin, and Niraj K. Jha</i>	
An Investigation of Concurrent Error Detection over Binary Galois Fields in CNTFET and QCA Technologies	141
<i>M. Poolakkaparambil, J. Mathew, A.M. Jabir, and S.P. Mohanty</i>	
A Novel Ternary-to-Binary Converter in Quantum-Dot Cellular Automata	147
<i>Mohsen M. Arjmand, Mohsen Soryani, Keivan Navi, and Mohammad A. Tehrani</i>	
Ultra Low Power Circuit Design Using Tunnel FETs	153
<i>Ravindhiran Mukundrajan, Matthew Cotter, Vinay Saripalli, Mary Jane Irwin, Suman Datta, and Vijaykrishnan Narayanan</i>	

Hardware Security

Protecting CRT RSA against Fault and Power Side Channel Attacks	159
<i>Apostolos P. Fournaris and Odysseas Koufopavlou</i>	
On Design of Temperature Invariant Physically Unclonable Functions Based on Ring Oscillators	165
<i>Raghavan Kumar, Vinay C. Patil, and Sandip Kundu</i>	
Manipulating Manufacturing Variations for Better Silicon-Based Physically Unclonable Functions	171
<i>Domenic Forte and Ankur Srivastava</i>	
A New Parallel Processor Architecture for Genus 2 Hyperelliptic Curve Cryptosystems	177
<i>Yuejian Fang and Zhonghai Wu</i>	

Reliability and Fault Tolerance

Temporal Performance Degradation under RTN: Evaluation and Mitigation for Nanoscale Circuits	183
<i>Hong Luo, Yu Wang, Yu Cao, Yuan Xie, Yuchun Ma, and Huazhong Yang</i>	
RAEF: A Power Normalized System-Level Reliability Analysis and Estimation Framework	189
<i>Rishad A. Shafik, Bashir M. Al-Hashimi, Jimson Mathew, Dhiraj Pradhan, and Saraju P. Mohanty</i>	
Aging-Aware Instruction Cache Design by Duty Cycle Balancing	195
<i>Tao Jin and Shuai Wang</i>	

Reversible Design Technologies

Design of Prefix-Based Optimal Reversible Comparator	201
<i>Chetan Vudadha, P. Sai Phaneendra, V. Sreehari, Syed Ershad Ahmed, N. Moorthy Muthukrishnan, and M.B. Srinivas</i>	
Mach-Zehnder Interferometer Based All Optical Reversible NOR Gates	207
<i>Saurabh Kotiyal, Himanshu Thapliyal, and Nagarajan Ranganathan</i>	
Circuit Line Minimization in the HDL-Based Synthesis of Reversible Logic	213
<i>Robert Wille, Mathias Soeken, Eleonora Schönborn, and Rolf Drechsler</i>	
Analysis of Reversible Logic Based Sequential Computing Structures Using Quantum Mechanics Principles	219
<i>Matthew Morrison and Nagarajan Ranganathan</i>	

Datapath Design and Partitioning

Design and Analysis of Reversible Ripple, Prefix and Prefix-Ripple Hybrid Adders	225
<i>Chetan Vudadha, P. Sai Phaneendra, Syed Ershad Ahmed, V. Sreehari, N. Moorthy Muthukrishnan, and M.B. Srinivas</i>	
Design of a Tree-Based Comparator and Memory Unit Based on a Novel Reversible Logic Structure	231
<i>Matthew Morrison, Matthew Lewandowski, and Nagarajan Ranganathan</i>	
Data-Width-Driven Power Gating of Integer Arithmetic Circuits	237
<i>Tung Thanh Hoang and Per Larsson-Edefors</i>	
Uncertain Model and Algorithm for Hardware/Software Partitioning	243
<i>Yu Jiang, Hehua Zhang, Xun Jiao, Xiaoyu Song, William N.N. Hung, Ming Gu, and Jianguang Sun</i>	

Design Architecture

Instruction Set Architecture Extensions for a Dynamic Task Scheduling Unit	249
<i>Oliver Arnold, Benedikt Noethen, and Gerhard Fettweis</i>	
SCOC IP Cores for Custom Built Supercomputing Nodes	255
<i>Venkateswaran Nagarajan, Rajagopal Hariharan, Vinesh Srinivasan, Ram Srivatsa Kannan, Prashanth Thinakaran, Vigneshwaren Sankaran, Bharanidharan Vasudevan, Ravindhiran Mukundrajan, Nachiappan Chidambaram Nachiappan, Aswin Sridharan, Karthikeyan Palavedu Saravanan, Vignesh Adhinarayanan, and Vignesh Veppur Sankaranarayanan</i>	
A Hardware Architecture for Image Clustering Using Spiking Neural Networks	261
<i>Marco Aurelio Nuño-Maganda, Miguel Arias-Estrada, Cesar Torres-Huitzil, Héctor Hugo Aviles-Arriaga, Yahir Hernández-Mier, and Miguel Morales-Sandoval</i>	
Compilation Accelerator on Silicon	267
<i>Venkateswaran Nagarajan, Vinesh Srinivasan, Ramsrivatsa Kannan, Prashanth Thinakaran, Rajagopal Hariharan, Bharanidharan Vasudevan, Nachiappan Chidambaram Nachiappan, Karthikeyan Palavedu Saravanan, Aswin Sridharan, Vigneshwaran Sankaran, Vignesh Adhinarayanan, V.S. Vignesh, and Ravindhiran Mukundrajan</i>	

Analog Design

Metamodel-Assisted Fast and Accurate Optimization of an OP-AMP for Biomedical Applications	273
<i>Geng Zheng, Saraju P. Mohanty, and Elias Kougianos</i>	
Variance Optimization of CMOS OpAmp Performances Using Experimental Design Approach	279
<i>Arnab Khawas and Siddhartha Mukhopadhyay</i>	
Stochastic Gradient Descent Optimization for Low Power Nano-CMOS Thermal Sensor Design	285
<i>Oghenekarho Okobiah, Saraju P. Mohanty, Elias Kougianos, Oleg Garitselov, and Geng Zheng</i>	

Methodology for Efficient Multi-threading of Parsers in Electronic Design Automation Tools

Methodology for Efficient Multi-threading of Parsers in EDA Tools	291
<i>Prakash Shanbhag, Chandramouli Gopalakrishnan, and Saibal Ghosh</i>	
A Case Study in Developing an Efficient Multi-threaded EDA Parser: Synopsys SDF Parser	297
<i>Prakash Shanbhag, Chandramouli Gopalakrishnan, and Saibal Ghosh</i>	

Design Fabric and Microfluidic Design

Building Blocks to Use in Innovative Non-volatile FPGA Architecture Based on MTJs	302
<i>Luca Montesi, Zeljko Zilic, Takahiro Hanyu, and Daisuke Suzuki</i>	
0.18-um CMOS Process Highly Sensitive Differential Optically Reconfigurable Gate Array VLSI	308
<i>Takahiro Watanabe and Minoru Watanabe</i>	
On-Chip Sample Preparation with Multiple Dilutions Using Digital Microfluidics	314
<i>Debasis Mitra, Sudip Roy, Krishnendu Chakrabarty, and Bhargab B. Bhattacharya</i>	
A New Algorithm for Routing-Aware Net Placement in Cross-Referencing Digital Microfluidic Biochips	320
<i>Pranab Roy, Rupam Bhattacharjee, Hafizur Rahaman, and Parthasarathi Dasgupta</i>	

Design Modeling and Analysis

Geostatistical-Inspired Metamodeling and Optimization of Nano-CMOS Circuits	326
<i>Oghenekarho Okobiah, Saraju P. Mohanty, and Elias Kougianos</i>	

Parametric Hierarchy Recovery in Layout Extracted Netlists	332
<i>John Lee, Puneet Gupta, and Fedor Pikus</i>	
Soft-Error Probability Due to SET in Clock Tree Networks	338
<i>Raul Chipana, Eduardo Chielle, Fernanda Lima Kastensmidt, Jorge Tonfat, and Ricardo Reis</i>	
Delay Analysis for an N-Input Current Mode Threshold Logic Gate	344
<i>Chandra Babu Dara, Themistoklis Haniotakis, and Spyros Tragoudas</i>	

New Techniques for Secure Embedded Systems

Testing of Trusted CMOS Data Converters	350
<i>Ashok Srivastava and Rajiv Soundararajan</i>	
Reliable Power Delivery System Design for Three-Dimensional Integrated Circuits (3D ICs)	356
<i>Pei-Wen Luo, Tao Wang, Chin-Long Wey, Liang-Chia Cheng, Bih-Lan Sheu, and Yiyu Shi</i>	
A Novel Design of Secure and Private Circuits	362
<i>Mahadevan Gomathisankaran and Akhilesh Tyagi</i>	
A Survey of Microarchitecture Support for Embedded Processor Security	368
<i>Arun K. Kanuparthi, Ramesh Karri, Gaston Ormazabal, and Sateesh K. Addepalli</i>	

System Innovations with Emerging Memory Technologies

Analysis and Optimization of Thermal Effect on STT-RAM Based 3-D Stacked Cache Design	374
<i>Xiuyuan Bi, Hai Li, and Jae-Joon Kim</i>	
PTL: PCM Translation Layer	380
<i>Zili Shao, Naehyuck Chang, and Nikil Dutt</i>	
A Compression-Based Hybrid MLC/SLC Management Technique for Phase-Change Memory Systems	386
<i>Hyung Gyu Lee, Seungcheol Baek, Jongman Kim, and Chrysostomos Nicopoulos</i>	
NVMMain: An Architectural-Level Main Memory Simulator for Emerging Non-volatile Memories	392
<i>Matt Poremba and Yuan Xie</i>	

Hardware-Software Co-design for Emerging Nonvolatile Memory

Utilizing PCM for Energy Optimization in Embedded Systems	398
<i>Zili Shao, Yongpan Liu, Yiran Chen, and Tao Li</i>	
Cross-Layer Techniques for Optimizing Systems Utilizing Memories with Asymmetric Access Characteristics	404
<i>Yong Li and Alex K. Jones</i>	
Code Motion for Migration Minimization in STT-RAM Based Hybrid Cache	410
<i>Qingan Li, Liang Shi, Jianhua Li, Chun Jason Xue, and Yanxiang He</i>	
Author Index	416