

2012 IEEE 30th International Conference on Computer Design

(ICCD 2012)

**Montreal, Quebec, Canada
30 September - 3 October 2012**



IEEE Catalog Number: CFP12ICD-PRT
ISBN: 978-1-4673-3051-0

Table of Contents

Welcome Message	XI
Organizing Committee	XII
Program Committee	XIII
External Reviewers	XVI
Keynote Presentations	XVIII

Keynote Papers

Cloud Computing: Virtualization and Resiliency for Data Center Computing	1
<i>Valentina Salapura</i>	

30th Anniversary

FlexRAM: Toward an Advanced Intelligent Memory System	3
<i>Josep Torrellas</i>	
FlexRAM: Toward an Advanced Intelligent Memory System	5
<i>Yi Kang, Wei Huang, Seung-Moon Yoo, Diana Keen, Zhenzhou Ge, Vinh Lam, Pratap Patnaik and Josep Torrellas</i>	
Retrospective on “Power-Sensitive Multithreaded Architecture”.....	15
<i>John S. Seng, Dean M. Tullsen and George Z.N. Cai</i>	
Cai. Power-Sensitive Multithreaded Architecture	17
<i>John S. Seng, Dean M. Tullsen and George Z.N. Cai</i>	
Architectural Impact of Secure Socket Layer on Internet Servers: A Retrospect.....	25
<i>Krishna Kant, Ravishankar Iyer and Prasant Mohapatra</i>	
Architectural Impact of Secure Socket Layer on Internet Servers	27
<i>Krishna Kant, Ravishankar Iyer and Prasant Mohapatra</i>	
Exploiting Microarchitectural Redundancy for Defect Tolerance	35
<i>Premkishore Shivakumar, Stephen W. Keckler, Charles R. Moore and Doug Burger</i>	
A Retrospective Look at Xpipes: The Exciting Ride from a Design Experience to a Design Platform for Nanoscale Networks-on-Chip	43
<i>Davide BERTOZZI and Luca Benini</i>	
Xpipes: A Latency Insensitive Parameterized Network-on-chip Architecture for Multi-Processor SoCs.....	45
<i>Matteo Dall’Osso, Gianluca Biccari, Luca Giovannini, Davide BERTOZZI and Luca Benini</i>	

Session 1**Computer Systems 1**

Task Model Suitable for Dynamic Load Balancing of Real-Time Applications in NoC-based MPSoCs	49
--	----

Sérgio Johann Filho, Alexandra Aguiar, Felipe Göhring de Magalhães, Oliver Longhi and Fabiano Hessel

BIXBAR: A Low Cost Solution to Support Dynamic Link Reconfiguration in Networks on Chip	55
---	----

Pablo Abad, Pablo Prieto, Valentin Puente and Jose-Angel Gregorio

Processor Architecture 1

Exploiting Multi-Level Scratchpad Memories for Time-Predictable Multicore Computing	61
---	----

Yu Liu and Wei Zhang

SECRET: Selective Error Correction for Refresh Energy reduction in DRAMs	67
--	----

Chung-Hsiang Lin, De-Yu Shen, Yi-Jung Chen, Chia-Lin Yang and Michael Wang

Electronic Design Automation 1

DuSCA: A Multi-Channeling Strategy for Doubling Communication Capacity in Wireless NoC	75
--	----

Yi Wang, Dan Zhao and Jian Li

Reinforcement Learning Based Dynamic Power Management with a Hybrid Power Supply	81
--	----

Siyu Yue, Di Zhu, Yanzhi Wang and Massoud Pedram

Session 2**Computer Systems 2**

A PRET Microarchitecture Implementation with Repeatable Timing and Competitive Performance	87
--	----

Isaac Liu, Jan Reineke, David Broman, Michael Zimmer and Edward A. Lee

Flash Correct-and-Refresh: Retention-Aware Error Management for Increased Flash Memory Lifetime	94
---	----

Yu Cai, Gulay Yalcin, Onur Mutlu, Erich F. Haratsch, Adrian Cristal, Osman S. Unsal and Ken Mai

Processor Architecture 2

A High-Performance, Low-Overhead Microarchitecture for Secure Program Execution	102
---	-----

Arun K. Kanuparthi, Ramesh Karri, Gaston Ormazabal and Sateesh K. Addepalli

Robust Optimization of a Chip Multiprocessor's Performance under Power and Thermal Constraints	108
--	-----

Mohammad Ghasemazar, Hadi Goudarzi and Massoud Pedram

Electronic Design Automation 2

Hierarchical Modeling of Phase Change Memory for Reliable Design	115
<i>Zihan Xu, Ketul B. Sutaria, Chengan Yang, Chaitali Chakrabarti and Yu Cao</i>	
Clock Mesh Synthesis Method Using the Earth Mover's Distance under Transformations	121
<i>Ying Teng and Baris Taskin</i>	

Session 3**Special Session Hardware Security**

Malicious Key Emission via Hardware Trojan against Encryption System.....	127
<i>David Hély, Maurin Augagneur, Yves Clauzel and Jérémie Dubois</i>	
Exposing Vulnerabilities of Untrusted Computing Platforms	131
<i>Yier Jin, Michail Maniatakos and Yiorgos Makris</i>	
A Physical Unclonable Function Based on Setup Time Violations	135
<i>David Hély, Yves Clauzel, Maurin Augagneur and Jérémie Dubois</i>	
Stealth Assessment of Hardware Trojans in a Microcontroller.....	139
<i>Trey Reece, Daniel B. Limbrick, Xiaowen Wang, Bradley T. Kiddie and William K. Robinson</i>	
Design and Evaluation of a Delay-Based FPGA Physically Unclonable Function	143
<i>Aaron Mills, Sudhanshu Vyas, Michael Patterson, Christopher Sabotta, Phillip Jones and Joseph Zambreño</i>	

Session 4**Text, Verification and Security 1**

Adaptable Intrusion Detection Using Partial Runtime Reconfiguration	147
<i>Mehryar Rahmatian, Hessam Kooti, Ian G. Harris and Elaheh Bozorgzadeh</i>	
Timing Aware Partitioning for Multi-FPGA Based Logic Simulation Using Top-down Selective Hierarchy Flattening.....	153
<i>Subramanian Poothamkurissi Swaminathan, Pey-Chang Kent Lin and Sunil Khatri</i>	
Maximizing Crosstalk-Induced Slowdown during Path Delay Test.....	159
<i>Dibakar Gope and D. M. H. Walker</i>	

Session 5**Processor Architecture 3**

Embedded Way Prediction for Last-Level Caches	167
<i>Faissal M. Sleiman, Ronald G. Dreslinski and Thomas F. Wenisch</i>	
Thermal Characterization of Cloud Workloads on a Power-Efficient Server-on-Chip	175
<i>Dragomir Milojevic, Sachin Idgunji, Djordje Jevdjic, Emre Ozer, Pejman Lotfi-Kamran, Andreas Panteli, Andreas Prodromou, Chrysostomos Nicopoulos, Damien Hardy, Babak Falsafi and Yiannakis Sazeides</i>	

RFiop: RF-Memory Path to Address On-package I/O Pad and Memory Controller Scalability	183
<i>Mario Donato Marino</i>	

Electronic Design Automation 3

Design Methodology for Sample Preparation on Digital Microfluidic Biochips	189
<i>Yi-Ling Hsieh, Tsung-Yi Ho and Krishnendu Chakrabarty</i>	
An Efficient Arithmetic Sum-of-Product (SOP) Based Multiplication Approach for FIR Filters and DFT	195
<i>Rajeev Kumar, Ayan Mandal and Sunil P. Khatri</i>	
Multi-Voltage Domain Clock Mesh Design	201
<i>Can Sitik and Baris Taskin</i>	

Session 6

Computer Systems 3

Acceleration of Monte-Carlo Molecular Simulations on Hybrid Computing Architectures	207
<i>Claus Braun, Stefan Holst, Hans-Joachim Wunderlich, Juan Manuel Castillo and Joachim Gross</i>	
Understanding Variance Propagation in Stochastic Computing Systems	213
<i>Chengguang Ma, Shunan Zhong and Hua Dang</i>	

Electronic Design Automation 4

Parametric Throughput Analysis of Scenario-Aware Dataflow Graphs	219
<i>Morteza Damavandpeyma, Sander Stuijk, Marc Geilen, Twan Basten and Henk Corporaal</i>	
A Polynomial Time Flow for Implementing Free-Choice Petri-Nets	227
<i>Pavlos M. Mattheakis, Christos P. Sotiriou and Peter A. Beerel</i>	

Circuit Design 1

A Flexible Structure of Standard Cell and Its Optimization Method for Near-Threshold Voltage Operation	235
<i>Shinichi Nishizawa, Tohru Ishihara and Hidetoshi Onodera</i>	
WaveSync: A Low-Latency Source Synchronous Bypass Network-On-Chip Architecture	241
<i>Yoon Seok Yang, Reeshav Kumar, Gwan Choi and Paul Gratz</i>	

Session 7

Computer Systems 4

HPRA: A Pro-Active Hotspot-Preventive High-Performance Routing Algorithm for Networks-on-Chips	249
<i>Elena Kakoulli, Vassos Soteriou and Theocharis Theocharides</i>	

Phase-based Passive Stereovision Systems Dedicated to Cortical Visual Stimulators.....	256
<i>Firas Hawi and Mohamad Sawan</i>	
Interface Design for Synthesized Structural Hybrid Microarchitectural Simulators	263
<i>Zhuo Ruan and David A. Penry</i>	
A Comparative Study of Wearout Mechanisms in State-of-Art Microprocessors	271
<i>Chang-Chih Chen, Fahad Ahmed and Linda Milor</i>	

Processor Architecture 4

Mamba: A Scalable Communication Centric Multi-Threaded Processor Architecture.....	277
<i>Gregory A. Chadwick and Simon W. Moore</i>	
Dynamic Phase-based Tuning for Embedded Systems Using Phase Distance Mapping	284
<i>Tosiron Adegbija, Ann Gordon-Ross and Arslan Munir</i>	
SOLE: Speculative One-cycle Load Execution with Scalability, High-performance and Energy-efficiency	291
<i>Zhenhao Zhang, Dong Tong, Xiaoyin Wang, Jiangfang Yi and Keyi Wang</i>	
Analyzing the Optimal Ratio of SRAM Banks in Hybrid Caches	297
<i>Alejandro Valero, Julio Sahuquillo, Salvador Petit, Pedro López and José Duato</i>	

Circuit Design 2

A Stochastic Reconfigurable Architecture for Fault-Tolerant Computation with Sequential Logic ...	303
<i>Peng Li, Weikang Qian and David J. Lilja</i>	
Enhancing 3T DRAMs for SRAM Replacement under 10nm Tri-Gate SOI FinFETs	309
<i>Zoran Jakšić and Ramon Canal</i>	
A Spectral Transform Approach to Stochastic Circuits	315
<i>Armin Alaghi and John P. Hayes</i>	
Fast Error Aware Model for Arithmetic and Logic Circuits	322
<i>Samy Zaynoun, Muhammad S. Khairy, Ahmed M. Eltawil, Fadi J. Kurdahi and Amin Khajeh</i>	

Session 8

Best Paper Session

Designing Pipelined Delay Lines with Dynamically-Adaptive Granularity for Low-Energy Applications	329
<i>Christos Vezyrtzis, Yannis Tsividis and Steven M. Nowick</i>	
Row Buffer Locality Aware Caching Policies for Hybrid Memories	337
<i>Hanbin Yoon, Justin Meza, Rachata Ausavarungnirun, Rachael A. Harding and Onur Mutlu</i>	
Mitigating NBTI in the Physical Register File through Stress Prediction	345
<i>Saurabh Kothawade, Dean Michael Ancajas, Koushik Chakraborty and Sanghamitra Roy</i>	

An Efficient Reliability Simulation Flow for Evaluating the Hot Carrier Injection Effect in CMOS VLSI Circuits	352
--	-----

Mehdi Kamal, Qing Xie, Massoud Pedram, Ali Afzali-Kusha and Saeed Safari

Memory Module-level Testing and Error Behaviors for Phase Change Memory	358
---	-----

Zhe Zhang, Weijun Xiao, Nohhyun Park and David J. Lilja

Session 9

Computer Systems 5

CoNA: Dynamic Application Mapping for Congestion Reduction in Many-Core Systems	364
---	-----

Mohamamid Fattah, Marco Ramirez, Masoud Daneshtalab, Pasi Liljeberg and Juha Plosila

DIPLOMA: Consistent and Coherent Shared Memory over Mobile Phones	371
---	-----

Jason Gao, Anirudh Sivaraman, Niket Agarwal, HaoQi Li and Li-Shiuan Peh

Processor Architecture 5

Aurora: A Thermally Resilient Photonic Network-on-Chip Architecture	379
---	-----

Amer Qouneh, Zhongqi Li, Madhura Joshi, Wangyuan Zhang, Xin Fu and Tao Li

Improving Inclusive Cache Performance with Two-level Eviction Priority	387
--	-----

Lingda Li, Dong Tong, Zichao Xie, Junlin Lu and Xu Cheng

Electronic Design Automation 5

Fast Development of Hardware-Based Run-Time Monitors through Architecture Framework and High-Level Synthesis	393
--	-----

Mohamed Ismail and G. Edward Suh

Parameterized Free Space Redistribution for Engineering Change in Placement of Integrated Circuits	401
--	-----

Taraneh Taghavi, Shyam Ramji, Frank Musante and Suhasini Rege

Session 10

Computer Systems 6

Providing Cost-effective On-Chip Network Bandwidth in GPGPUs	407
--	-----

Hanjoon Kim, John Kim, Woong Seo, Yeon-Gon Cho and Soojung Ryu

3D-NoC: Reconfigurable 3D Photonic On-Chip Interconnect for Multicores	413
--	-----

Randy Morris, Avinash Karanth Kodi and Ahmed Louri

Adaptive Backpressure: Efficient Buffer Management for On-Chip Networks	419
---	-----

Daniel U. Becker, Nan Jiang, George Michelogiannakis and William J. Dally

Oblivious Routing Design for Mesh Networks to Achieve a New Worst-Case Throughput Bound ...	427
---	-----

Guang Sun, Chia-Wei Chang, Bill Lin and Lieguang Zeng

Test, Verification and Security 2

A Novel Profiled Side-Channel Attack in Presence of High Algorithmic Noise	433
<i>Mostafa Taha and Patrick Schaumont</i>	
Architecture and Design Flow for a Debug Event Distribution Interconnect	439
<i>Arnaldo Azevedo, Bart Vermeulen and Kees Goossens</i>	
MSE Minimization and Fault-Tolerant Data Fusion for Multi-Sensor Systems	445
<i>Atena Roshan Fekr, Majid Janidarmian, Omid Sarbishei, Benjamin Nahill, Katarzyna Radecka and Zeljko Zilic</i>	
Locating Faults in Application-Dependent Interconnects of SRAM Based FPGAs	453
<i>T. Nandha Kumar, Haider A.F. Almurib and Fabrizio Lombardi</i>	

Circuit Design 3

Timing-Test Scheduling for Constraint-Graph Based Post-Silicon Skew Tuning	460
<i>Mineo Kaneko</i>	
Adaptive Memory Architecture for Real-Time Image Warping	466
<i>Andy Motten, Luc Claesen and Yun Pan</i>	
A Novel Variation-Tolerant 4T-DRAM Cell with Enhanced Soft-Error Tolerance	472
<i>Shrikanth Ganapathy, Ramon Canal, Dan Alexandrescu, Enrico Costenaro, Antonio González and Antonio Rubio</i>	

Posters**Logic and Circuit Design**

Engineering Crossbar Based Emerging Memory Technologies	478
<i>Sachhidh Kannan, Jeyavijayan Rajendran, Ramesh Karri and Ozgur Sinanoglu</i>	
Protecting Pipelined Asynchronous Communication Channels against Single Event Upsets	480
<i>Jakob Lechner and Martin Lampacher</i>	

Computer Systems and Applications

Architectural Simulations of a Fast, Source-Synchronous Ring-based Network-on-Chip Design	482
<i>Ayan Mandal, Sunil P. Khatri and Rabi N. Mahapatra</i>	
A Case for Small Row Buffers in Non-Volatile Main Memories	484
<i>Justin Meza, Jing Li and Onur Mutlu</i>	
Energy Modelling of Embedded Multimedia Streaming Applications with GStreamer on Heterogeneous MPSoC	486
<i>Mickael Lanoë and Eric Senn</i>	
Efficient Code Compression for Coarse Grained Reconfigurable Architectures	488
<i>Moo-Kyoung Chung, Yeon-Gon Cho and Soojung Ryu</i>	

Integration of Correct-by-Construction BIP Models into the MetroII Design Space Exploration Flow	490
<i>Alena Simalatsar, Liangpeng Guo, Marius Bozga and Roberto Passerone</i>	
The Performance of Hypermesh NoCs in FPGAs	492
<i>M. Binesh Marvasti and T.H. Szymanski</i>	
Distributed Thermal-Aware Task Scheduling for 3D Network-on-Chip.....	494
<i>Yingnan Cui, Wei Zhang and Hao Yu</i>	
System Level Modeling of Real-Time Embedded Software	496
<i>Richard Lee, Samar Abdi, Doug Regehr and Frederic Risacher</i>	

Processor Architecture

A 3D Stacked High Performance Scalable Architecture for 3D Fourier Transform	498
<i>George R. Voicu, Marius Enachescu and Sorin D. Cotofana</i>	
Design and Evaluation of a Four-Port Data Cache for High Instruction Level Parallelism Reconfigurable Processors	500
<i>Kiyeon Lee, Moo-Kyoung Chung, Soojung Ryu, Yeon-Gon Cho and Sangyeun Cho</i>	
Dynamic Warp Resizing: Analysis and Benefits in High-Performance SIMT	502
<i>Ahmad Lashgar, Amirali Baniasadi and Ahmad Khonsari</i>	

Electronic Design Automation

Post-Layout OPE-Predicted Redundant Wire Insertion for Clock Skew Minimization	504
<i>Jin-Tai Yan and Zhi-Wei Chen</i>	
Track Assignment Considering Crosstalk-induced Performance Degradation	506
<i>Qiong Zhao and Jiang Hu</i>	
DOC: Fast and Accurate Congestion Analysis for Global Routing	508
<i>Yiding Han, Koushik Chakraborty and Sanghamitra Roy</i>	

Test, Verification and Security

Efficient Verification of Out-of-Order Behaviors with Relaxed Scoreboards	510
<i>Leandro S. Freitas, Gabriel A. G. Andrade and Luiz C. V. dos Santos</i>	
ECC String: Flexible ECC Management for Low-cost Error Protection of L2 Caches	512
<i>Jeongkyu Hong and Soontae Kim</i>	
Non-Enumerative Generation of Statistical Path Delays for ATPG	514
<i>Ahish Mysore Somashekhar, Spyros Tragoudas, Sreenivas Gangadhar and Rathish Jayabharathi</i>	
Modeling Economics of LSI Design and Manufacturing for Test Design Selection	516
<i>Hideyuki Ichihara, Noboru Shimizu, Tsuyoshi Iwagaki and Tomoo Inoue</i>	
Balancing Performance and Fault Detection for GPGPU Workloads	518
<i>Jerry B. Backer and Ramesh Karri</i>	

Ring Oscillator Physical Unclonable Function with Multi Level Supply Voltages	520
<i>Shohreh Sharif Mansouri and Elena Dubrova</i>	
Automatic Assertion Extraction in Gate-Level Simulation Using GPGPUs	522
<i>Shohei Ono, Takeshi Matsumoto and Masahiro Fujita</i>	
Author Index	524