

DesignCon 2012

“Where Chipheads Connect”

**Santa Clara, California, USA
30 January - 2 February 2012**

Volume 1 of 4

ISBN: 978-1-62276-645-1

Printed from e-media with permission by:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571



Some format issues inherent in the e-media version may also appear in this print version.

Copyright© (2012) by UBM Electronics
All rights reserved.

Printed by Curran Associates, Inc. (2012)

For permission requests, please contact UBM Electronics
at the address below.

UBM Electronics
303 Second Street
South Tower, 9th Floor, Suite 900
San Francisco, CA 94107

Phone: (415) 947-6000

feedback@techweb.com

Additional copies of this publication are available from:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: 845-758-0400
Fax: 845-758-2634
Email: curran@proceedings.com
Web: www.proceedings.com

TABLE OF CONTENTS

VOLUME 1

Electrical Design and Modeling Challenges for 3D System Integration	1
<i>Madhavan Swaminathan</i>	
Power Grid Parasitic Impact on System Level Power Delivery	94
<i>Thao Pham, Vishram Pandit, Almario F. Delos Angeles</i>	
Vertical Noise Coupling from On-chip Switching-Mode Power Supply in a Mixed-Signal Stacked 3D-IC	114
<i>Kyoungchoul Koo, Myunghoi Kim, Joungho Kim</i>	
A New Technique for Efficient Side Channel Security Testing	164
<i>Luke Teyssier</i>	
Full System Channel Co-optimization for 28Gb/s SerDes FPGA Applications with Stacked Silicon Interconnect Technology	197
<i>Namhoon Kim, Zhaoyin Daniel Wu, Jack Carrel, Joong-ho Kim, Paul Wu</i>	
S-Parameter Modeling and Simulation for Signal Integrity Analysis	219
<i>Amir H. Motamedi</i>	
Channel Eye Diagram Generation, Pre-Hardware	229
<i>Donald Tellan</i>	
A Practical and Reliable Methodology for Hierarchical Signal Planning	252
<i>Bob Eisenstadt</i>	
Analysis of HighStability Controlled Oscillators for LowBandwidth PLLs	288
<i>Sassan Tabatabaei</i>	
Revolutionary Embedded Silicon MEMS Resonators Obsoletes Bulky External 32 kHz Crystals in the System	299
<i>Markus Lutz</i>	
An Improved Co-Simulation Approach to Rapidly Prototype, Verify, and Implement Dynamic FPGA-based Embedded Control Systems	333
<i>Muris Mujagic, Oleg Stepanov, Brian MacCleery</i>	
FPGA Based Implementation of Floating Point Matrix Inversion	375
<i>Michael Parker</i>	
What, If Anything, In SystemVerilog Will Help Me With FPGA-based Designs?	421
<i>Stuart Sutherland</i>	
System Performance as a Function of Common Mode Metrics	451
<i>Michael Rowlands, Pravin Patel, Patrick Casher</i>	
Optical Technologies for Off-Chip and On-Chip Interconnects	483
<i>Philipp Schindler, Halmo Fischer, Hansjorg Haisch, Nicole Lindenmann, Luca Alloatti, Robert Palmer, Dietmar Korn, David Hillerkuss, Rene Schmogrow, Andreas Gerster, Wolfgang Freude, Juerg Leuthold, Christian Koos</i>	
Performance Challenge and Opportunity of TSV Silicon Interposer in 3D System	513
<i>Hong Shi, Zhe Li, Yuan Li, Xiaohong Jiang, John Xie, Arif Rahman, Karthik Chandrasekara</i>	
Design and Characterization of the Power Supply System for a High Speed 1600 Mbps DDR3 Interface in Wirebond Package	546
<i>Ralf Schmitt, Hai Lan</i>	
Effects of Microstrip/Strip line Dependent BGA Distribution and DECAP Optimizations on the Noise Performance of IC Package Systems	592
<i>Om P. Mandhana, Jon Burnett, Sam Chitwood</i>	
Comprehensive Analysis of Flexible Circuit Materials Performance in Frequency and Time Domains	621
<i>Glenn Oliver, Jim Nadolny, Deepukumar Nair</i>	
Understanding and Mitigation of Fiber Weave Effects in Striplines	664
<i>Martin Schauer, Gerardo Romo Luevano, Reydezel Torres-Torres, Chudy Nwachukwu, Seung-Won Baek</i>	
Understanding and Balancing the Trade-offs Between Power Integrity and Signal Integrity Concerns for Interfacing to Multi-lane, >25Gb/s Devices	702
<i>Thomas P. Warwick, Albert Seier</i>	
Measurement And Modeling Of The Effect Of Laminate Thermal Conductivity And Dielectric Loss On The Temperature Rise Of HF Transmission Lines And Active Devices	719
<i>Allen F. Horn III, Chris Caisse, James R. Willwhite</i>	
EM Modeling of Board Surface Finish Effect on High-Speed PCB Performance	760
<i>Yuming Tao, Frank H. Scharf</i>	

Time-domain Electrical Design Checker for Print Circuit Board Design Layout	785
<i>Kai Xiao, Xiaoning Ye, Yanjie Zhu, Wenjing Kang, Thomas Su, Yuan-Liang Li</i>	

VOLUME 2

Embedded DC Blocking Capacitors in Connectors - Study of Impacts on PCB Design and High Speed Serial Link Performance.....	816
<i>Jeremy Buan, Toshi Takada, Fernando Cheng, Jonathan Weng, Clement Luk, Tats Arai, Ching-Chao Huang, Douglas Yanagawa, Phillip I-Chyau Li, Yaochao Yang</i>	
Design, Analysis, and Characterization of Tri-Modal 12.8 Gbps Single-Ended and 20 Gbps Differential Memory Interfaces.....	854
<i>Wendem T. Beyene, Amir Amirkhany, Chris Madden, Kambiz Kaviani, Ralf Schmitt, Hai Lan, Keisuke Saito, Ling Yang, Dave Secker, Deborah Dressler</i>	
A Zero Sum Signaling Method for High Speed, Dense Parallel Bus Communications.....	896
<i>Chad M. Smutzer, Robert W. Techentin, Michael J. Degerstrom, Barry K. Gilbert, Erik S. Daniel</i>	
Complete Analysis and Design of Power Integrity for Advanced Memory Technology (DDR4).....	920
<i>Brian Wang, Vishram S. Pandit</i>	
Low Cost/Ultra High Density and High Performance Wirebond Package Design and SI/PI Analysis for FPGA with Embedded Dual Core ARM CPU and Dedicated DDR3 Memory Channel.....	934
<i>Namhoon Kim, Joong-Ho Kim, Chris Wyland, Paul Wu</i>	
State of the Art Multi-Gigabit Printed Flex Cable Alternative to Traditional Coax and Wire Based Cabling	956
<i>Jamal S. Izadian, Heidi Barnes</i>	
Algorithmic Memory Brings an Order of Magnitude Performance Increase to Next Generation SoC Memories.....	982
<i>Sundar Iyer, Da Chuang</i>	
Next Generation Embedded Memory Performance	997
<i>Sundar Iyer</i>	
Extending GDDR5 Data Rate Beyond 6 Gbps	1006
<i>Sanku Mukherjee, Dan Oh, Arun Vaidyanath, Deborah Dressler, Dave Secker, Arul Sendhil</i>	
Rigorous Breakdown of Crosstalk in Single-Ended High-Speed Memory Interface	1045
<i>Daehyun Chung, Sunil Sudhakaran, Venkat Satagopan, Seunghyun Hwang</i>	
Salz SNR Modification for High Speed Serial Link System Performance Estimation.....	1061
<i>Henry Wong, Xiaoqing Dong, Francois Tremblay, Geoffrey Zhang</i>	
AMI Models: How to tell a Peach from a Lemon.....	1112
<i>Michael Steinberger, Todd Westerhoff</i>	
A 12.5-Gbps TX FFE with Floating Taps in 28-nm CMOS	1153
<i>Weichi Ding, Mengchi Liu, Sergey Shumarev, Mike Peng Li</i>	
Backplane Channel Design Optimization: Recasting a 3Gb/s Link to Operate at 25Gb/s and Above	1166
<i>Xiaoxiong Gu, Young H. Kwark, Dazhao Liu, Yaojiang Zhang, Jun Fan, Renato Rimolo-Donadio, Sebastian Muller, Christian Schuster, Francesco De Paulis</i>	
A Comparison of 25 Gbps NRZ & PAM-4 Modulation Used in Legacy & Premium Backplane Channels	1187
<i>Adam Healey, Chad Morgan</i>	
Building on the OIF CEI-28GVSR Implementation Agreement to Address Several New Applications.....	1227
<i>Edward Frlan, David Brown, Francois Tremblay</i>	
Design Optimization for Minimal Crosstalk in Differential Interconnect	1263
<i>Beomtaek Lee, Xiaoning Ye, Raul Enriquez, Kai Xiao, Ted Ballou, Jimmy A. Johansson</i>	
Efficient End-to-end Simulations of 25G Optical Links.....	1293
<i>Sanjeev Gupta, Fangyi Rao, Jing-tao Liu, Amolak Badesha</i>	
Unified Multi-Standard Clocking Implementation for High-Speed SerDes Link of 20-28Gbps.....	1321
<i>Yikui Jen Dong, Freeman Zhong</i>	
Measurement and Analysis of Shielding Effectiveness and Transfer Impedance of High Speed Data Cables	1371
<i>Joseph C. Diepenbrock, Bruce Archambeault, Samuel Connor</i>	
Vias, Structural Details and their Effect on System Performance.....	1397
<i>Roger Dame, Gustavo Blando, Istvan Novak, Jason Miller, Kevin Kinckley</i>	
Simulating Large Systems with Thousands of Serial Links	1422
<i>Donald Telian, Sergio Camerlo, Michael Steinberger, Barry Katz, Walter Katz</i>	

Temperature and Moisture Dependence of PCB and Package Traces and the Impact on Signal Performance	1457
<i>Jason R. Miller, Ying Li, Kevin Hinckley, Gustavo Blando, Bruce Guenin, Istvan Novak, Aykut Dengi, Ashley Rebelo, Scott McMorrow</i>	
Managing Timing Jitter in High-Speed Interface Design	1507
<i>Dan Oh, Ralf Schmitt, Chuck Yuan</i>	
The Case of the Closing Eye - De-mystifying the Measurement Complexity	1561
<i>N/A</i>	
Power Supply Noise Induced Jitter in a 6.4Gbps/Link Memory Interface System	1573
<i>Hai Lan, Ravi Killipara, Sam Chang, Ling Yang, Lei Luo, Kashinath Prabhu, John Eble, Ralf Schmitt</i>	
Characterizing Power Supply Noise and Its Impact on High Speed IO Link Performance	1615
<i>Tao Liang, Vishnuraj V. Gunasekaran, Victor Jesus Zuniga Marquez</i>	

VOLUME 3

Fast, Precise and Broadband Modeling of Induced Clock Jitter by SSN Coupling	1631
<i>Yujeong Shim, Junwoo Lee, Joungho Kim</i>	
Worst-Case Patterns for High-Speed Simulation and Measurement	1676
<i>Masashi Shimanouchi, Mike Peng Li, Daniel Chow</i>	
Accurate Analytical Model of Bounded Uncorrelated Jitter and Noise Improves the Accuracy of Crosstalk Impaired Link Evaluation: Theory, Validation, Practical Results	1716
<i>Maria Agoston, Pavel Zivny</i>	
Robust Method for Addressing 12 Gbps Interoperability for High-Loss and Crosstalk-Aggressed Channels	1749
<i>Al Neves, Alan Blankman, Eric Bogatin, George Noh, James Bell, Martin Spadaro</i>	
Non-Linear Time-Invariant Link Model Based on Separation of Random and Correlated Jitter and Noise by combine Response and DDJ Extraction	1768
<i>Maria Agoston, Vladimir Dmitriev-Zdorov, Pavel Zivny</i>	
TX Back Channel Adaptation Algorithm And Protocol Emulation With Application To PCIe, SAS, FC, And 10GBASE-KR	1804
<i>Mohammad S. Mobin, Amaresh Malipatil, Pervez Aziz, Adam Healey</i>	
Mostly Digital SerDes: A Comprehensive Low Power Receiver Architecture	1879
<i>Erik Chmelar, Choshu Ito</i>	
Error Signature Analysis: A Receiver Architecture for Data Communication	1919
<i>Erik Chmelar</i>	
Correlation Methodology for Generating IBIS-AMI Receiver Models for Multi-Gigabit SerDes Devices	1956
<i>Ryan Coutts, Antonis Orphanou, Daniel Lin, Manuel Luschas</i>	
Enhanced Equalization and Forward Correction Coding Technologies for 25+Gb/s Serial Link System	2001
<i>Cathy Liu, Pervez Aziz, Adam Healey</i>	
Design Methodology for Optimized Power Distribution Networks using PDN Resonances	2013
<i>Woopoung Kim, Angel Park, Xiaonan Zhang</i>	
Experimental Optimization of Decoupling Capacitors in FPGA Designs by On-Die Measurements of Power Distribution Impedance Frequency Profile	2025
<i>Cosmin Iorga</i>	
Design Methodology for Optimized Power Distribution Networks using PDN Resonances	2037
<i>Woopoung Kim, Angel Park, Xiaonan Zhang</i>	
PDN Resonance Calculator for Chip, Package and Board	2060
<i>Larry D. Smith, Mayra Sarmiento, Yuri Tretiakov, Shishuang Sun, Zhe Li, Sunitha Chandra</i>	
Analysis and Characterization of Supply Noise and Its Jitter Impact in a 12.8Gbps Single-Ended Signaling Memory Interface	2104
<i>Hai Lan, Minghui Han, Wendem Beyene, Chris Madden, Chuck Yuan, Ralf Schmitt</i>	
PDN-Noise-to-Jitter Transfer in High-Speed Transceivers	2143
<i>Shishuang Sun, Kaiyu Ren, Weichi Ding, Daniel Chow, Tim Hoang, Sergey Shumarayev, Ken Daxer, Mike Peng Li</i>	
Are Power Planes Necessary for High Speed Signaling?	2173
<i>Suzanne L. Huh, Madhavan Swaminathan</i>	
Plane Bounce in High-Speed Single-Ended Signaling I/O Interfaces	2217
<i>Dan Oh</i>	
On-chip Jitter and System Power Integrity	2253
<i>Iliya Zamek</i>	

Experimental Optimization of Decoupling Capacitors in FPGA Designs by On-Die Measurement of Power Distribution Impedance Frequency Profile.....	2271
<i>Cosmin Iorga</i>	
Investigation of High Speed Serdes Induced EMI and Its Suppressing with Novel Heatsink Design	2288
<i>Zhenggang Cheng, Mike Sapozhnikov, Diaco Davari, Amit Agrawal, Jeffrey Evans</i>	
Miniaturization of Common Mode Filter Based on EBG Patch Resonance	2320
<i>Francesco De Paulis, Bruce Archambeault, Muhammet Hilmi Nisanci, Sam Connor, Antonio Orlandi</i>	
System-Level EMI Bounding Calculations Using Equivalent Sources and Genetic Algorithms	2339
<i>Michael Cracraft, Bruce Archambeault, Samuel Connor</i>	
High-Speed EMC/EMI Correlation Study- 3D EM Model versus Anechoic Chamber Test.....	2377
<i>Peerouz Amleshi, Shahriar Mokhtarzak, Xin Wu, Martin Schauer</i>	

VOLUME 4

Secret Cryptographic Key Extraction from Mobile Devices using RF EM Emissions	2420
<i>Gary Kenworthy</i>	
Method for Troubleshooting Power Integrity Problems in Programmable Logic Device Electronic Systems by Embedded Measurement of Power Distribution Impedance	2443
<i>Cosmin Iorga</i>	
De-Embedding in High Speed Design	2469
<i>Don DeGroot, David Dunham, Kaviyesh Doshi, Peter J. Pupalaikis</i>	
High-confidence S-parameter Measurement Methodologies for 15-28 Gbps	2503
<i>N/A</i>	
Probability Distributions of Random Errors in Frequency-Domain Measurements.....	2581
<i>Sedig Agili, Aldo Morales, Mike Resso</i>	
Signal Integrity Test Solution for High-speed Interconnects	2612
<i>Hiroshi Goto</i>	
Methodologies and Measurement Comparisons of High-Speed Links Using On-Chip and On-Bench Instrumentations.....	2634
<i>Wendem T. Beyene, Chris Madden</i>	
Improvements In Time-Domain TRL Accuracy For Transmission Measurements	2674
<i>Victor Khilkevich, Brice Achkir, James L. Drewniak</i>	
The Effects of a Linear Equalizer on Uncorrelated Jitter and Noise and Implications for Test.....	2700
<i>Mike Li, Masashi Shimanouchi</i>	
Linguistics of Connector Model Quality	2715
<i>Dennis Miller, Michael Brownell, Heather Monigan</i>	
Mixed-Mode De-embedding Methodology Using Multiline Calibration Structures	2737
<i>Chung-Chi Huang</i>	
A Practical Approach for Using Circuit Board Qualification Test Results to Accurately Simulate High Speed Serial Link Performance.....	2766
<i>Alan Blankman, Eric Bogatin, Don DeGroot</i>	
Advances in ATE Fixture Performance and Socket Characterization for Multi-Gigabit Applications.....	2798
<i>Heidi Barnes, Jose Moreira, Mike Resso, Robert Schaefer</i>	
Modeling And Optimization Of Electronic Packaging Structures For Signal And Power Integrity	2831
<i>Antonio Ciccomancini Scogna, A. Ege Engin, Ivan Ndip</i>	
A Causal Huray Model for Surface Roughness.....	2880
<i>J. Eric Bracken</i>	
Signal Transition Structure Optimization for 16 Gbps SFP Cage and PCB Interface	2915
<i>Antonio Ciccomancini Scogna, Jianmin Zhang, Kelvin Qiu, Rick Brooks, Jane Lim</i>	
Practical Methodology For Analyzing The Effect Of Conductor Roughness On Signal Losses And Dispersion In Interconnects	2931
<i>Yuriy Shlepnev, Chudy Nwachukwu</i>	
Connector Models – Are They Any Good?.....	2956
<i>Jim Nadolny, Leon Wu</i>	
Characterizations of Real Asymmetric Fixtures using a Two-gate Approach	3004
<i>Joel Dunsmore, Ning Cheng, Robert Schaefer</i>	
The Relationship Between Discrete-Frequency S-parameters and Continuous-Frequency Responses	3039
<i>Peter J. Pupalaikis</i>	
Fast and Optimal Algorithms for Enforcing Reciprocity, Passivity and Causality in S-parameters	3073
<i>Kaviyesh Doshi, Anirudh Sureka, Peter J. Pupalaikis</i>	

TecForum 11-MP2: Dynamic Characterization of DC-DC Converters.....	3110
<i>Istvan Novak, Kendrick Barry Williams, Chris Young, Brandon Howell, Jason R. Miller, Gustavo Blando</i>	
Designing for the Future	3172
<i>Ilan Spillner</i>	
Enhanced Equalization and Forward Correction Coding Technologies for 25+Gb/s Serial Link System.....	3179
<i>Cathy Ye Liu, Pervez Aziz, Adam Healey</i>	
Heterogeneous Systems Architecture.....	3204
<i>Joe Macri</i>	
14-WP5 The Relationship Between Discrete-Frequency S-parameters and Continuous-Frequency Responses.....	3218
<i>Peter J. Pupalaikis</i>	
HP Labs and Photonics Technologies	3225
<i>Prith Banerjee</i>	
Author Index	