

SEMATECH Symposium Taiwan 2012

**Hsinchu, Taiwan
18 September 2012**

ISBN: 978-1-62276-832-5

Printed from e-media with permission by:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571



Some format issues inherent in the e-media version may also appear in this print version.

Copyright© (2012) by SEMATECH
All rights reserved.

Printed by Curran Associates, Inc. (2013)

For permission requests, please contact SEMATECH
at the address below.

SEMATECH
2706 Montopolis Drive
Austin, Texas 78741

Phone: (512) 356-3500
Fax: (512) 356-7848

www.sematech.org

Additional copies of this publication are available from:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: 845-758-0400
Fax: 845-758-2634
Email: curran@proceedings.com
Web: www.proceedings.com

TABLE OF CONTENTS

PLENARY SESSION

Lithography Development Trends for Advanced Applications	1
<i>Peter Cheang</i>	
Beyond Si: Opportunities and Challenges for CMOS Technology Based on High-Mobility Channel Materials	16
<i>T. P. Ma</i>	
Development Trends of Non-volatile Memories	45
<i>Rich Liu</i>	
Collaborative Strategies for the Next Decade: A SEMATECH Perspective	62
<i>Daniel Armbrust</i>	

LITHOGRAPHY - SESSION 1

EUV Current Status and Future Challenges	82
<i>Alek Chen</i>	
Top Coat Material (OBPL) and Under Layer for EUVL	100
<i>Rikimaru Sakamoto, R. Onishi, W. Shibayama N. Fujitani, B. C. Ho</i>	
Novel EUV Resist Materials and Process for 16 nm Half Pitch and Beyond	116
<i>Toru Kimura</i>	
Progress of EUV Mask Blank Development	132
<i>Yoshiaki Saito</i>	
SEMATECH's Lithography Program: Enabling Solutions Through Collaboration	137
<i>Stefan Wurm</i>	

ADVANCED DEVICES - SESSION 2

Ge Interfaces with Insulators and Metals for High-performance FETs	150
<i>Akira Toriumi</i>	
Risks and Opportunities Surrounding the Inflection Point of the Decade	N/A
<i>Akihisa Sekiguchi</i>	
Opportunities and Challenges of RRAM Technology	160
<i>Ming-Jinn Tsai</i>	
Advanced and Emerging Devices: SEMATECH's Perspective	170
<i>Paul Kirsch</i>	

MANUFACTURING - SESSION 3

ASML's Manufacturing Strategy to Support Multiple System Platforms	186
<i>Tony Chao</i>	
Best Practices of Emergency Preparedness/Disaster Response and Recovery – Mitigating Manufacturing Interruptions	195
<i>Hsi-An Kwong, Dan Chlus</i>	
ISMI – 2013 Technology Development Plan	203
<i>Sanjay Rajguru</i>	
Tool Obsolescence and Sustaining Legacy Manufacturing	218
<i>Bill Ross</i>	

NANODEFFECTS - SESSION 4

Advanced Methodology of Nano Device Analysis	226
<i>Yong-Fen Hsieh, J. S. Bow, C. A. Lu, Y. F. Ko, Karin Ho</i>	

Innovative Ebeam Applications for Advanced Technology Nano-defect Era	250
<i>Ray Li</i>	
‘Avoidable Defects’ at Advanced Design Rules	261
<i>Seong Ho Yoo</i>	
Solving the Nanodefectivity Problem	272
<i>Michael Lercel</i>	

INTERCONNECTS - SESSION 5

K&S Thin Die Technology	298
<i>Daniel Buergi</i>	
TEL 3DI TSV Integration Solution with TEL Products	N/A
<i>Hidenori Sato</i>	
CNT/Graphene Technologies for Advanced Interconnects and TSVs	312
<i>Mizuhisa Nihei</i>	
Interconnect Opportunities: A SEMATECH Perspective	327
<i>Sitaram Arkalgud</i>	
Author Index	