

SEMATECH Symposium Japan 2012

**Tokyo, Japan
26 June 2012**

ISBN: 978-1-62276-833-2

Printed from e-media with permission by:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571



Some format issues inherent in the e-media version may also appear in this print version.

Copyright© (2012) by SEMATECH
All rights reserved.

Printed by Curran Associates, Inc. (2013)

For permission requests, please contact SEMATECH
at the address below.

SEMATECH
2706 Montopolis Drive
Austin, Texas 78741

Phone: (512) 356-3500
Fax: (512) 356-7848

www.sematech.org

Additional copies of this publication are available from:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: 845-758-0400
Fax: 845-758-2634
Email: curran@proceedings.com
Web: www.proceedings.com

TABLE OF CONTENTS

PLENARY SESSION

The Search for the Next Switch	1
<i>Paul Farrar</i>	
Collaborative Strategies for the Next Decade: A SEMATECH Perspective	10
<i>Dan Armbrust</i>	
Vertical Supply Chain Collaboration to Deliver Moore's Law	32
<i>Steve Johnston</i>	
Nanotechnology Research and Innovation at the Albany NanoTech Complex: Bridging Research and Fabrication	42
<i>Makoto Hirayama</i>	

LITHOGRAPHY

EUV Resist Material and Processes Development at FUJIFILM	49
<i>Shinji Tarutani</i>	
Progress of EUV Blanks Development	64
<i>Jun-Ichi Horikawa</i>	
Current Status and Challenges in EUVL Mask Development	70
<i>Hiroaki Morimoto</i>	
MBMW (Multi-Beam Mask Writer) Development for the 11 nm Half-Pitch Technology Node	83
<i>Hans Loeschner</i>	
SEMATECH's Lithography Program: Enabling Solutions Through Collaboration	99
<i>Stefan Wurm</i>	

ADVANCED DEVICES

Green CMOS Technology - Low Power Consumption MOS Devices	112
<i>Akira Nishiyama, Masumi Saitoh</i>	
MTJ Based Non-volatile RAM and Low Power Non-volatile Logic Suitable to Pipeline Architecture	N/A
<i>Tetsuo Endoh</i>	
Process and Equipment Challenges for Advanced Devices	N/A
<i>Gert Leusink</i>	
Advanced and Emerging Devices: SEMATECH's Perspective	127
<i>Chris Hobbs, Richard Hill, David Gilmer, Taewoo Kim, Sergei Koveshnikov, Wei-Yip Loh, Min-Gyu Sung, Kristina Young-Fisher, P. Y Hung, Jeff Huang, Rinus Lee, Man Hoi Wong, Albert Wang, B. G. Min, Craig Huffman, Gennadi Bersuker, Kah-Wee Ang, Chang Yong, Paul Kirsch, Raj Jammy</i>	

MANUFACTURING

Renesas Recovery: Actual, What was Learned and What the Industry Could Do Better	143
<i>Shuichi Inoue</i>	
Emergency Preparedness / Disaster Response and Recovery Best Practices	154
<i>Dan Chlus</i>	
Evaluation of Significant Site Impacts Using Risk Screening Methodologies	162
<i>Steve Trammell</i>	
Practical Approach to Business Continuity Planning (BCP): Lessons from the 3/11 Disaster	172
<i>Kazuhito Taniguchi, Kazuto Hara</i>	
Strategy for Extended Tool Usage at Renesas and Proposal to Industry	181
<i>Atsushi Komatsu</i>	

NANODEFFECTS

Nikon's Perspectives on Nanodefects	190
<i>Kazuya Ota</i>	
Avoidable Defects: Nano-defect Detection	196
<i>Amir Azordegan</i>	
Defectivity at 10 nm and Below: A Coming Defect Apocalypse?	207
<i>Bryan Rice</i>	
Solving the Nanodeficiency Problem	228
<i>Michael Lercel</i>	

INTERCONNECTS

Key Technology Challenges for Wide I/O Application and SK Hynix Approach	243
<i>Minsuk Suh</i>	
Low Temperature Polyimide for TSV Dielectric Using Vapor Deposition Polymerization	N/A
<i>Muneo Harada</i>	
3D Integration Opportunities and Plating Challenges	254
<i>Zhen Liu</i>	
Low Temperature Bonding for 3D Integration - Surface Activated Bonding: Its Current Status and Future Outlook	266
<i>Tadatomo Suga</i>	
Interconnect Opportunities: A SEMATECH Perspective	284
<i>Sitaram Arkalgud</i>	
Author Index	