SEMATECH Workshop on 3D Interconnect Metrology 2012

San Francisco, California, USA
11 July 2012

ISBN: 978-1-62276-836-3

Printed from e-media with permission by:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571

Some format issues inherent in the e-media version may also appear in this print version.

Copyright© (2012) by SEMATECH
All rights reserved.

Printed by Curran Associates, Inc. (2013)

For permission requests, please contact SEMATECH
at the address below.

SEMATECH
2706 Montopolis Drive
Austin, Texas 78741

Phone: (512) 356-3500
Fax: (512) 356-7848

www.sematech.org

Additional copies of this publication are available from:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: 845-758-0400
Fax: 845-758-2634
Email: curran@proceedings.com
Web: www.proceedings.com

TABLE OF CONTENTS

PRESENTATIONS

Optical Profilometry of Substrate Bow Reduction Using Temporary Adhesives 1
P. Flynn

Novel Method for TSV Profile Metrology Using Spectral Reflectometry 14
T. Graves-Abe, Chris Collins, Daniel Moore, Mukta Farooq, Robert Hannon, Gilad Barak, Elad Dotan, Avraham Aloni, Alon Belleli, Michael Rybski, Joe Petrucci

High-Throughput, Site-Specific Inspection of 3D Interconnects using Plasma FIB Technology 24
P. Carleson

A Versatile Optical System for Metrology and Inspection of 3D IC TSV Integration Processes 34
G. Fresquet

The Current Capabilities and Future Challenges of Acoustic Microscopy (AM) for 3D Interconnect Metrology 44
S. Martell

3D Metrology by MBIR 58
J. Höglund

Flip Chip Solder Bump Characterization in 3D with X-Ray Microscopy 72
J. Gelb, A. Gu, L. Hunter, B. Johnson, W. Yun

TSV Reveal Process Metrology 83
Steve Olson, Harry Lazier, Elizabeth Lorenzini, Iqbal Ali, Victor Vartanian, Pete Moshack, Seth Kruger, Robert Edgeworth, David Grant, David Marx

Evolution of Wafer Warpage and Lattice Level Stress of Silicon Wafers with Through Silicon Via Structures along Various Process Integration Steps 96
W. S. Yoo

SAM Failure Analysis Using Scanning Acoustic Microscopy for Diagnostics of Electronic Devices and 3D System Integration Technologies 103
Peter Czurratis, Peter Hoffrogge, Sebastian Brand, Frank Altmann, Matthias Petzold

Residual Silicon Thickness Mapping using a High Throughput Defect Inspection System for Advanced 3D IC Packaging 121
Deepak Shivaprasad, Greg Savage, Lars Markwort, Pierre-Yves Guittet, Victor H. Vartanian, Denis Le Bellego

Using Mass Metrology for Process Monitoring and Control During 3D Stacking of IC's 133
M. Berry

Metrology for Characterization of Wafer Thickness Uniformity During 3D-IC Processing 143
C. Lee

TSV Reveal Height and Bump Dimension Metrology by the TSOM Method 155
Ravikiran Attota, Haesung Park, Steve Olson, Pete Moshack, Harry Lazier, Robert Edgeworth, Iqbal Ali, Victor Vartanian

POSTERS

3D IC Total Yield Assurance 173
N/A

New Adaptive Ion Milling Technology (AIM) Enables Accurate and Fast Analysis for a Wide Variety of Applications 174
Vladimir Zheleznyak, Dima Boguslavsky

Fully Automated High-Precision Metrology System for 3D Advanced Wafer Packaging 175
N/A

Novel Inspection Technique to Detect Copper Residues and Surface Height Variations for Post Backside Grind and Post TSV Reveal Steps 176
Jeffrey Hawthorne, Robert Newcomb

Characterizing Multiple MEMS Dimensions on a Single, Multi-Function System (part 1) 185
N/A

Characterizing Multiple MEMS Dimensions on a Single, Multi-Function System (part 2) 186
N/A

Characterizing Multiple MEMS Dimensions on a Single, Multi-Function System (part 3) 187
N/A

Characterizing Multiple MEMS Dimensions on a Single, Multi-Function System (part 4) 188
N/A
Wafer Thickness TTV Bow and Warp for Thin Wafer Application 189
Thomas Bristow
Author Index