

SEMATECH Workshop on 3D Interconnect Metrology 2012

**San Francisco, California, USA
11 July 2012**

ISBN: 978-1-62276-836-3

Printed from e-media with permission by:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571



Some format issues inherent in the e-media version may also appear in this print version.

Copyright© (2012) by SEMATECH
All rights reserved.

Printed by Curran Associates, Inc. (2013)

For permission requests, please contact SEMATECH
at the address below.

SEMATECH
2706 Montopolis Drive
Austin, Texas 78741

Phone: (512) 356-3500
Fax: (512) 356-7848

www.sematech.org

Additional copies of this publication are available from:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: 845-758-0400
Fax: 845-758-2634
Email: curran@proceedings.com
Web: www.proceedings.com

TABLE OF CONTENTS

PRESENTATIONS

Optical Profilometry of Substrate Bow Reduction Using Temporary Adhesives	1
<i>P. Flynn</i>	
Novel Method for TSV Profile Metrology Using Spectral Reflectometry	14
<i>T. Graves-Abe, Chris Collins, Daniel Moore, Mukta Farooq, Robert Hannon, Gilad Barak, Elad Dotan, Avraham Aloni, Alon Belleli, Michael Rybski, Joe Petrucci</i>	
High-Throughput, Site-Specific Inspection of 3D Interconnects using Plasma FIB Technology	24
<i>P. Carleson</i>	
A Versatile Optical System for Metrology and Inspection of 3D IC TSV Integration Processes	34
<i>G. Fresquet</i>	
The Current Capabilities and Future Challenges of Acoustic Microscopy (AM) for 3D Interconnect Metrology	44
<i>S. Martell</i>	
3D Metrology by MBIR	58
<i>J. Höglund</i>	
Flip Chip Solder Bump Characterization in 3D with X-Ray Microscopy	72
<i>J. Gelb, A. Gu, L. Hunter, B. Johnson, W. Yun</i>	
TSV Reveal Process Metrology	83
<i>Steve Olson, Harry Lazier, Elizabeth Lorenzini, Iqbal Ali, Victor Vartanian, Pete Moshack, Seth Kruger, Robert Edgeworth, David Grant, David Marx</i>	
Evolution of Wafer Warpage and Lattice Level Stress of Silicon Wafers with Through Silicon Via Structures along Various Process Integration Steps	96
<i>W. S. Yoo</i>	
SAM Failure Analysis Using Scanning Acoustic Microscopy for Diagnostics of Electronic Devices and 3D System Integration Technologies	103
<i>Peter Czurratis, Peter Hoffrogge, Sebastian Brand, Frank Altmann, Matthias Petzold</i>	
Residual Silicon Thickness Mapping using a High Throughput Defect Inspection System for Advanced 3D IC Packaging	121
<i>Deepak Shivaprasad, Greg Savage, Lars Markwort, Pierre-Yves Guittet, Victor H. Vartanian, Denis Le Bellego</i>	
Using Mass Metrology for Process Monitoring and Control During 3D Stacking of IC's	133
<i>M. Berry</i>	
Metrology for Characterization of Wafer Thickness Uniformity During 3D-IC Processing	143
<i>C. Lee</i>	
TSV Reveal Height and Bump Dimension Metrology by the TSOM Method	155
<i>Ravikiran Attota, Haesung Park, Steve Olson, Pete Moshack, Harry Lazier, Robert Edgeworth, Iqbal Ali, Victor Vartanian</i>	

POSTERS

3D IC Total Yield Assurance	173
<i>N/A</i>	
New Adaptive Ion Milling Technology (AIM) Enables Accurate and Fast Analysis for a Wide Variety of Applications	174
<i>Vladimir Zheleznyak, Dima Boguslavsky</i>	
Fully Automated High-Precision Metrology System for 3D Advanced Wafer Packaging	175
<i>N/A</i>	
Novel Inspection Technique to Detect Copper Residues and Surface Height Variations for Post Backside Grind and Post TSV Reveal Steps	176
<i>Jeffrey Hawthorne, Robert Newcomb</i>	
Characterizing Multiple MEMS Dimensions on a Single, Multi-Function System (part 1)	185
<i>N/A</i>	
Characterizing Multiple MEMS Dimensions on a Single, Multi-Function System (part 2)	186
<i>N/A</i>	
Characterizing Multiple MEMS Dimensions on a Single, Multi-Function System (part 3)	187
<i>N/A</i>	

Characterizing Multiple MEMS Dimensions on a Single, Multi-Function System (part 4)	188
<i>N/A</i>	
Wafer Thickness TTV Bow and Warp for Thin Wafer Application	189
<i>Thomas Bristow</i>	
Author Index	