

2013 IEEE International Reliability Physics Symposium (IRPS 2013)

**Monterey, California, USA
14 - 18 April 2013**

Pages 1-483



**IEEE Catalog Number: CFP13RPS-PRT
ISBN: 978-1-4799-0112-8**

TABLE OF CONTENTS

SESSION 2A: COMPACT MODELING

2A-1 COMPACT MODELING FOR SIMULATION OF CIRCUIT RELIABILITY: HISTORICAL AND INDUSTRIAL PERSPECTIVES	1
<i>P. Lee</i>	
2A-2 A COMPACT SPICE MODEL FOR STATISTICAL POST-BREAKDOWN GATE CURRENT INCREASE DUE TO TDDDB	7
<i>S. Kim, G. Panagopoulos, C. Ho, M. Katoozi, E. Cannon, K. Roy</i>	
2A-3 COMPACT RELIABILITY MODEL FOR DEGRADATION OF ADVANCED P-MOSFETS DUE TO NBTI AND HOT-CARRIER EFFECTS IN THE CIRCUIT SIMULATION	11
<i>C. Ma, H. Mattausch, M. Miyake, T. Iizuka, M. Miura-Mattausch, K. Matsuzawa, S. Yamaguchi, T. Hoshida, M. Imade, R. Koh, T. Arakawa</i>	
2A-4 MODELING OF NBTI-RECOVERY EFFECTS IN ANALOG CMOS CIRCUITS	17
<i>C. Yilmaz, L. Heib, C. Werner, D. Schmitt-Landsiedel</i>	
2A-5 COMPACT MODEL COUNCIL'S STANDARD CIRCUIT SIMULATOR INTERFACE FOR RELIABILITY MODELING (INVITED)	21
<i>A. Ramadan</i>	

SESSION 2B: ESD AND LATCHUP

2B-1 OVERSHOOT-INDUCED FAILURES IN FORWARD-BIASED DIODES: A NEW CHALLENGE TO HIGH-SPEED ESD DESIGN	27
<i>F. Farbiz, A. Appaswamy, A. Salman, G. Boselli</i>	
2B-2 A PHYSICS-BASED COMPACT MODEL FOR SCR DEVICES USED IN ESD PROTECTION CIRCUITS	35
<i>R. Mertens, E. Rosenbaum</i>	
2B-3 POWER SUPPLY CLAMP FOR MULTI-DOMAIN MIXED-SIGNAL SIGE BICMOS APPLICATIONS	42
<i>J. Salcedo, S. Parthasarathy, J. Hajjar</i>	
2B-4 ENHANCED PMOS-TRIGGERED PMLSCR WITH ROBUST EOS IMMUNITY	48
<i>S. Wang, Y. He, C. He, H. Huang, Y. Chang, T. Lu, K. Chen, C. Lu</i>	
2B-5 ESD IN FINFET TECHNOLOGIES: PAST LEARNING AND EMERGING CHALLENGES (INVITED)	53
<i>D. Linten, G. Hellings, S. Chen, G. Groeseneken</i>	

SESSION 2C: ELECTROMIGRATION

2C-1 ELECTROMIGRATION EARLY FAILURE VOID NUCLEATION AND GROWTH PHENOMENA IN CU AND CU(MN) INTERCONNECTS	61
<i>M. Hauschildt, C. Hennesthal, G. Talut, O. Aubel, M. Gall, K. Yeap and E. Zschech</i>	
2C-2 MICROSTRUCTURE LOCAL EFFECT FOR ELECTROMIGRATION RELIABILITY IMPROVEMENT AND CU DAMASCENE LINES DESIGN RULES RELAXATION	67
<i>F. Bana, D. Ney, L. Arnaud, Y. Wouters</i>	
2C-3 INTRINSIC STUDY OF CURRENT CROWDING AND CURRENT DENSITY GRADIENT EFFECTS ON ELECTROMIGRATION IN BEOL COPPER INTERCONNECTS	73
<i>K. Croes, Y. Li, M. Lofrano, C. Wilson, Z. Tokei</i>	
2C-4 ELECTROMIGRATION EXTRUSION KINETICS OF CU INTERCONNECTS	77
<i>L. Zhang, P. Wang, X. Liu, P. McLaughlin, R. Filippi, B. Li, J. Bao</i>	
2C-5 STRESS-INDUCED-VOIDING RISK FACTOR AND STRESS MIGRATION MODEL FOR CU INTERCONNECT RELIABILITY (INVITED)	82
<i>H. Yao, P. Justison, J. Poppe</i>	

SESSION 2D: TRANSISTORS

2D-1 TECHNOLOGY SCALING ON HIGH-K & METAL-GATE FINFET BTI RELIABILITY	90
<i>K. Lee, W. Kang, E. Chung, G. Kim, H. Shim, H. Lee, H. Kim, M. Choe, N. Lee, A. Patel, J. Park</i>	
2D-2 ADVANCED CHARACTERIZATION OF OXIDE TRAPS: THE DYNAMIC TIME-DEPENDENT DEFECT SPECTROSCOPY	94
<i>T. Grasser, K. Rott, H. Reisinger, P. Wagner, W. Goes, F. Schanovsky, M. Waltl, M. Toledano-Luque, B. Kaczer</i>	
2D-3 REDUCTION OF THE BTI TIME-DEPENDENT VARIABILITY IN NANOSCALED MOSFETS BY BODY BIAS	101
<i>J. Franco, B. Kaczer, M. Toledano-Luque, P. Roussel, G. Groeseneken</i>	
2D-4 CHALLENGES IN THE CHARACTERIZATION AND MODELING OF BTI INDUCED VARIABILITY IN METAL GATE / HIGH-K CMOS TECHNOLOGIES	107
<i>A. Kerber, T. Nigam</i>	
2D-5 RELIABILITY MONITORING FOR HIGHLY LEAKY DEVICES	113
<i>J. Ryan, J. Campbell, K. Cheung, J. Suehle, R. Southwick, A. Oates</i>	
2D-6 IMPACT OF THE GATE-STACK CHANGE FROM 40NM NODE SION TO 28NM HIGH-K METAL GATE ON THE HOT-CARRIER AND BIAS TEMPERATURE DAMAGE	117
<i>A. Bravaix, Y. Randriamihaja, V. Huard, D. Angot, X. Federspiel, W. Arfaoui, P. Mora, F. Cacho, M. Saliva, C. Besset, S. Renard, D. Roy, E. Vincent</i>	

SESSION 2E: ELECTRONIC SYSTEMS RELIABILITY

2E-1 STATISTICAL OUTLIER SCREENING FOR LATENT DEFECTS	126
<i>J. Tikkanen, N. Sumikawa, L. Wang, L. Winemberg, M. Abadir</i>	
2E-2 A MOTOR DRIVE ELECTRONICS ASSEMBLY FOR MARS CURIOSITY ROVER: AN EXAMPLE OF ASSEMBLY QUALIFICATION FOR EXTREME ENVIRONMENTS	130
<i>E. Kolawa, Y. Chen, M. Mojarradi, C. Weber, D. Hunter</i>	
2E-3 ERRATIC BITS CLASSIFICATION FOR EFFICIENT REPAIR STRATEGIES IN AUTOMOTIVE EMBEDDED FLASH MEMORIES	139
<i>C. Zambelli, P. Olivo, G. Koebornik, R. Ullmann, M. Bauer, G. Tempel</i>	
2E-4 REALISTIC 55NM IC FAILURE IN TIME (FIT) ESTIMATES FROM AUTOMOTIVE FIELD RETURNS	146
<i>A. Haggag, A. Barr, K. Walker, L. Winemberg</i>	

SESSION 2F: BEOL DIELECTRICS

2F-1 AN EXPERIMENTAL METHODOLOGY FOR THE IN-SITU OBSERVATION OF THE TIME-DEPENDENT DIELECTRIC BREAKDOWN MECHANISM IN COPPER/LOW-K ON-CHIP INTERCONNECT STRUCTURES	150
<i>K. Yeap, M. Gall, C. Sander, S. Niese, Z. Liao, Y. Ritz, R. Rosenkranz, U. Muhle, J. Gluch, E. Zschech</i>	
2F-2 TEMPERATURE AND FIELD INTERRELATION STUDY OF LOW-K TDDB FOR CU INTERCONNECTS WITH AND WITHOUT LINER - NEW INSIGHTS TO THE ROLES OF CU FOR A COMPETING BREAKDOWN PROCESS	155
<i>F. Chen, M. Shinosky, J. Aitken, C. Yang, D. Edelstein</i>	
2F-3 RELIABILITY CHARACTERISTICS OF THIN POROUS LOW-K SILICA-BASED INTERCONNECT DIELECTRICS	162
<i>Y. Barbarin, K. Croes, P. Roussel, Y. Li, P. Verdonck, M. Baklanov, Z. Tokei, L. Zhao</i>	
2F-4 LOW FIELD TDDB OF BEOL INTERCONNECTS USING >40 MONTHS OF DATA	167
<i>K. Croes, P. Roussel, Y. Barbarin, C. Wu, Y. Li, J. Bommels, Z. Tokei</i>	
2F-5 RELIABILITY OF MOL LOCAL INTERCONNECTS	175
<i>T. Kauerauf, A. Branka, G. Sorrentino, P. Roussel, S. Demuyne, K. Croes, K. Mercha, J. Bommels, Z. Tokei, G. Groeseneken</i>	

SESSION 3A: CIRCUITS SIMULATION

3A-1 WORKLOAD DEPENDENT NBTI AND PBTI ANALYSIS FOR A SUB-45NM COMMERCIAL MICROPROCESSOR	180
<i>E. Mintarno, V. Chandra, D. Pietromonaco, R. Aitken, R. Dutton</i>	

3A-2 INTERPLAY BETWEEN STATISTICAL RELIABILITY AND VARIABILITY: A COMPREHENSIVE TRANSISTOR-TO-CIRCUIT SIMULATION TECHNOLOGY	186
<i>L. Gerrer, S. Amoroso, P. Asenov, J. Ding, B. Cheng, F. Adamu-Lema, S. Markov, A. Asenov, D. Reid, C. Millar, A. Asenov</i>	
3A-3 AN AGE-AWARE LIBRARY FOR RELIABILITY SIMULATION OF DIGITAL ICS	191
<i>M. Katozzi, E. Cannon, T. Dao, K. Aitken, S. Fischer, T. Amort, R. Brees, J. Tostenrude</i>	
3A-4 DEFECT-BASED METHODOLOGY FOR WORKLOAD-DEPENDENT CIRCUIT LIFETIME PROJECTIONS - APPLICATION TO SRAM	196
<i>P. Weckx, B. Kaczer, M. Toledano-Luque, T. Grasser, P. Roussel, H. Kukner, P. Raghavan, F. Catthoor, G. Groeseneken</i>	
3A-5 TECHNOLOGY SCALING AND RELIABILITY CHALLENGES IN THE MULTICORE ERA	203
<i>V. Huard, F. Cacho, X. Federspiel</i>	
3A-6 MAKING RELIABLE MEMORIES IN AN UNRELIABLE WORLD (INVITED)	210
<i>R. Joshi, R. Kanj, C. Adams, J. Warnock</i>	

SESSION 3B: MEMORY

3B-1 RESOLVING DISCRETE EMISSION EVENTS: A NEW PERSPECTIVE FOR DETRAPPING INVESTIGATION IN NAND FLASH MEMORIES	215
<i>C. Miccoli, J. Barber, C. Compagnoni, G. Paolucci, J. Kessenich, A. Lacaita, A. Spinelli, R. Koval, A. Goda</i>	
3B-2 RELIABILITY ISSUE OF 20 NM MLC NAND FLASH	221
<i>T. Youn, K. Noh, S. Yi, J. Kim, N. Park, S. Shin, K. Yun, B. Kim, S. Park, S. Lee, S. Hong</i>	
3B-3 ERROR-PREDICTION ANALYSES IN 1X, 2X AND 3XNM NAND FLASH MEMORIES FOR SYSTEM-LEVEL RELIABILITY IMPROVEMENT OF SOLID-STATE DRIVES (SSDS)	225
<i>S. Tanakamaru, M. Doi, K. Takeuchi</i>	
3B-4 IMPACT OF STATISTICAL VARIABILITY AND 3D ELECTROSTATICS ON POST-CYCLING ANOMALOUS CHARGE LOSS IN NANOSCALE FLASH MEMORIES	231
<i>S. Amoroso, L. Gerrer, F. Adamu-Lema, S. Markov, A. Asenov</i>	
3B-5 MONOSPECIFIC INTERFACE STATE GENERATION/RECOVERY MECHANISMS AND THEIR IMPACT ON RELIABILITY PROPERTIES	237
<i>S. Fujii, K. Sakuma</i>	
3B-6 ANALYSIS ON STATIC NOISE MARGIN IMPROVEMENT IN 40NM 6T-SRAM WITH POST-PROCESS LOCAL ELECTRON INJECTED ASYMMETRIC PASS GATE TRANSISTOR	242
<i>K. Miyaji, D. Kobayashi, K. Takeuchi, S. Miyano</i>	

SESSION 3C: COMPOUND/OPTO ELECTRONICS

3C-1 GAN-HEMTS DEVICES WITH SINGLE- AND DOUBLE-HETEROSTRUCTURE FOR POWER SWITCHING APPLICATIONS (ESREF)	247
<i>G. Meneghesso, A. Zanandrea, A. Stocco, I. Rossetto, C. Santi, F. Rampazzo, M. Meneghini, E. Zanoni, E. Bahat-Treidel, O. Hilt, P. Ivo, J. Wuerfl</i>	
3C-2 STATUS QUO AND TRENDS OF GAN POWER DEVICES (INVITED)	254
<i>D. Ueda</i>	
3C-3 HIGHLY STABLE LOW NOISE / HIGH POWER ALN/GAN-ON-SILICON DOUBLE HETEROSTRUCTURE HEMTS OPERATING AT 40 GHZ	258
<i>F. Medjdoub, Y. Tagro, B. Grimbert, D. Ducateau, N. Rolland, R. Silvestri, M. Meneghini, E. Zanoni, G. Meneghesso</i>	
3C-4 INFLUENCE OF BARRIER DESIGN ON CURRENT COLLAPSE IN HIGH VOLTAGE ALGAN/GAN HEMTS	264
<i>S. DasGupta, L. Biedermann, M. Sun, R. Kaplar, M. Marinella, K. Zavadil, S. Atcity, T. Palacios</i>	
3C-5 COMPREHENSIVE INVESTIGATION OF ON-STATE STRESS ON D-MODE ALGAN/GAN MIS-HEMTS	270
<i>T. Wu, D. Marcon, M. Zahid, M. Hove, S. Decoutere, G. Groeseneken, T. Wu, G. Groeseneken</i>	
3C-6 INFLUENCE OF DEVICE SELF-HEATING ON TRAP ACTIVATION ENERGY EXTRACTION	277
<i>F. Soci, A. Chini, G. Meneghesso, M. Meneghini, E. Zanoni</i>	

SESSION 3D: SOFT ERRORS

3D-1 CORRELATING LOW ENERGY NEUTRON SER WITH BROAD BEAM NEUTRON AND 200 MEV PROTON SER FOR 22NM CMOS TRI-GATE DEVICES (INVITED) 283
S. Jahinuzzaman, B. Gill, V. Ambrose, N. Seifert

3D-2 EVALUATION OF LOGIC SER FOR A NETWORK PROCESSOR AND THE USE OF TARGETED HARDENING TO IMPROVE SYSTEM SER PERFORMANCE 289
B. Narasimham, S. Risch, J. Wang, J. Spillane, L. Keegan, K. Chandrasekharan, G. Djaja

3D-3 ESTIMATING THE FREQUENCY THRESHOLD FOR LOGIC SOFT ERRORS..... 294
N. Mahatme, N. Gaspard, S. Jagannathan, T. Loveless, H. Abdel-Aziz, B. Bhuvu, L. Massengill, S. Wen, R. Wong

3D-4 SOFT ERRORS INDUCED BY NATURAL RADIATION AT GROUND LEVEL IN FLOATING GATE FLASH MEMORIES 300
G. Just, J. Autran, S. Serre, D. Munteanu, S. Sauze, A. Regnier, J. Ogier, P. Roche, G. Gasiot

3D-5 LASER-ASSISTED SER ESTIMATION IN ADVANCED CMOS TECHNOLOGIES 308
R. Ascazubi, G. Modoran, B. Gill, N. Seifert

SESSION 3E: PRODUCTS IC RELIABILITY

3E-1 A JUNCTION LEAKAGE MECHANISM AND ITS EFFECTS ON ADVANCE SRAM FAILURE 313
D. Maji, P. Liao, Y. Lee, J. Shih, S. Chen, S. Gao, J. Lee, K. Wu

3E-2 AT SPEED HTOL TEST FOR RELIABILITY QUALIFICATION OF HIGH SPEED MOBILE APPLICATIONS 318
J. Park, D. Ahn, D. Lee, E. Jang, W. Kim, S. Shin, G. Kim, N. Lee, S. Pae

3E-3 DESIGN FOR RELIABILITY THROUGH ENGINEERING OPTIMIZATION..... 322
W. Ng, Y. Ee, K. Pey, C. Tan

3E-4 CIRCUIT-DEPENDENT FMAX, POWER AND PROCESS OPTIMIZATION TO IMPROVE PRODUCT RELIABILITY, AVAILABILITY AND SERVICEABILITY 329
P. Nsame, R. Nadkarni, J. Klazynski, J. Bickford, K. Sumner, B. Susso, R. Kumar, G. Bazan, A. Polson

3E-5 ADVANCES IN INDUSTRIAL PRACTICES FOR OPTIMAL PERFORMANCE/RELIABILITY/POWER TRADE-OFF IN COMMERCIAL HIGH-PERFORMANCE MICROPROCESSORS FOR WIRELESS APPLICATIONS..... 336
V. Huard, F. Cacho, L. Claramond, P. Alves, W. Dalkowski, D. Jacquet, S. Lecomte, M. Tan, B. Delemer, A. Kamoun, V. Fraisse

SESSION 3F: ELECTROMIGRATION

3F-1 THE IMPACT OF TRENCH WIDTH AND BARRIER THICKNESS ON SCALING OF THE ELECTROMIGRATION SHORT - LENGTH EFFECT IN CU / LOW-K INTERCONNECTS 343
A. Oates, M. Lin

3F-2 SHORT LINE ELECTROMIGRATION CHARACTERISTICS AND THEIR APPLICATIONS FOR CIRCUIT DESIGN 348
B. Li, C. Christiansen, C. Burke, N. Hogle, D. Badami

3F-3 STATISTICAL ELECTRICAL AND FAILURE ANALYSIS OF ELECTROMIGRATION IN ADVANCED CMOS NODES FOR ACCURATE DESIGN RULES CHECKER 353
T. Parrassin, V. Huard, X. Federspiel, E. Pion, D. Ney, P. Larre, D. Croain, A. Mishra, R. Chevallier, A. Bravaix

3F-4 ELECTROMIGRATION COMPARISON OF SELECTIVE CVD COBALT CAPPING WITH PVD TA(N) AND CVD COBALT LINERS ON 22NM-GROUND RULE DUAL-DAMASCENE CU INTERCONNECTS 358
A. Simon, T. Bolom, C. Niu, F. Baumann, C. Hu, C. Parks, J. Nag, H. Kim, J. Lee, C. Yang, S. Nguyen, H. Shobha, T. Nogami, S. Guggilla, J. Ren, D. Sabens, J. AuBuchon

SESSION 4A: CIRCUITS RELIABILITY

4A-1 A BUILT-IN BTI MONITOR FOR LONG-TERM DATA COLLECTION IN IBM MICROPROCESSORS (INVITED) 364
P. Lu, K. Jenkins

4A-2 AGING SENSORS FOR WORKLOAD CENTRIC GUARDBANDING IN DYNAMIC VOLTAGE SCALING APPLICATIONS	370
<i>M. Chen, H. Kuflluoglu, J. Carulli, V. Reddy</i>	
4A-3 AN ARRAY-BASED CIRCUIT FOR CHARACTERIZING LATENT PLASMA-INDUCED DAMAGE.....	375
<i>W. Choi, P. Jain, C. Kim</i>	
4A-4 RE-INVESTIGATION OF FREQUENCY DEPENDENCE OF PBTI/TDDB AND ITS IMPACT ON FAST SWITCHING LOGIC CIRCUITS.....	379
<i>Y. Huang, T. Yew, W. Wang, Y. Lee, J. Shih, K. Wu</i>	
4A-5 DUTY-CYCLE SHIFT UNDER ASYMMETRIC BTI AGING: A SIMPLE CHARACTERIZATION METHOD AND ITS APPLICATION TO SRAM TIMING	384
<i>X. Wang, J. Keane, P. Jain, V. Reddy, C. Kim</i>	
4A-6 IMPACT OF DYNAMIC VARIABILITY ON SRAM FUNCTIONALITY AND PERFORMANCE IN NANO-SCALED CMOS TECHNOLOGIES	389
<i>A. Subirats, X. Garros, J. Mazurier, J. Husseini, O. Rozeau, G. Reimbold, O. Faynot, G. Ghibaudo</i>	

SESSION 4B: PHOTOVOLTAIC DEVICES

4B-1 ACCELERATION FACTOR DETERMINATION FOR POTENTIAL-INDUCED DEGRADATION IN CRYSTALLINE SILICON PV MODULES (INVITED).....	394
<i>P. Hacke, R. Smith, K. Terwilliger, S. Glick, D. Jordan, S. Johnston, M. Kempe, S. Kurtz</i>	
4B-2 FAULT LOCALIZATION AND FAILURE MODES IN MICROSYSTEMS-ENABLED PHOTOVOLTAIC DEVICES.....	399
<i>B. Yang, J. Cruz-Campa, G. Haase, P. Tangyunyong, E. Cole, A. Pimentel, P. Resnick, M. Okandan, G. Nielson</i>	
4B-3 STUDY OF THE EFFECTS OF UV-EXPOSURE ON DYE-SENSITIZED SOLAR CELLS	404
<i>D. Bari, N. Wrachien, G. Meneghesso, C. Andrea, R. Tagliaferro, T. Brown, A. Reale, A. Carlo</i>	
4B-4 INTEGRATION OF NEW METHODS FOR PHOTOVOLTAIC MODULE RELIABILITY PERFORMANCE CHARACTERIZATION: NEW METHODS FOR MODERN MODULE TECHNOLOGY	411
<i>W. Bottenberg</i>	

SESSION 4C: PROCESS INTEGRATION

4C-1 MOS INTERFACE ENGINEERING FOR HIGH-MOBILITY GE CMOS (INVITED).....	417
<i>M. Takenaka, R. Zhang, S. Takagi</i>	
4C-2 HKMG PROCESS IMPACT ON N, P BTI: ROLE OF THERMAL IL SCALING, IL/HK INTEGRATION AND POST HK NITRIDATION	425
<i>K. Joshi, S. Hung, S. Mukhopadhyay, V. Chaudhary, N. Nanaware, B. Rajamohan, T. Sato, M. Bevan, A. Wei, A. Noori, B. McDougal, C. Ni, G. Saheli, C. Lazik, P. Liu, D. Chu, L. Date, S. Datta, A. Brand, J. Swenberg, S. Mahapatra</i>	
4C-3 PHYSICAL ORIGINS OF PLASMA DAMAGE AND ITS PROCESS/GATE AREA EFFECTS ON HIGH-K METAL GATE TECHNOLOGY	435
<i>P. Liao, S. Liang, H. Lin, J. Lee, Y. Lee, J. Shih, S. Gao, S. Liu, K. Wu</i>	
4C-4 INTRINSIC DIELECTRIC STACK RELIABILITY OF A HIGH PERFORMANCE BULK PLANAR 20NM REPLACEMENT GATE HIGH-K METAL GATE TECHNOLOGY AND COMPARISON TO 28NM GATE FIRST HIGH-K METAL GATE PROCESS.....	440
<i>W. McMahon, C. Tian, S. Uppal, H. Kothari, M. Jin, G. LaRosa, T. Nigam, A. Kerber, B. Linder, E. Cartier, W. Lai, Y. Liu, R. Ramachandran, U. Kwon, B. Parameshwaran, S. Krishnan, V. Narayanan</i>	
4C-5 INTRINSIC TRANSISTOR RELIABILITY IMPROVEMENTS FROM 22NM TRI-GATE TECHNOLOGY	444
<i>S. Ramey, A. Ashutosh, C. Auth, J. Clifford, M. Hattendorf, J. Hicks, R. James, A. Rahman, V. Sharma, A. Amour, C. Wiegand</i>	

SESSION 5A: GATE DIELECTRIC

5A-1 MODELS OF OXYGEN VACANCY DEFECTS INVOLVED IN DEGRADATION OF GATE DIELECTRICS (INVITED)	449
<i>A. Shluger, K. McKenna</i>	

5A-2 CHARACTERIZATION AND OPTIMIZATION OF CHARGE TRAPPING IN HIGH-K DIELECTRICS	458
<i>E. Cartier, T. Ando, M. Hopstaken, V. Narayanan, R. Krishnan, J. Shepard, M. Sullivan, S. Krishnan, M. Chudzik, S. De, R. Pandey, M. Bajaj, K. Murali, A. Kerber</i>	
5A-3 THE "BUFFERING" ROLE OF HIGH-K IN POST BREAKDOWN DEGRADATION IMMUNITY OF ADVANCED DUAL LAYER DIELECTRIC GATE STACKS	465
<i>N. Raghavan, A. Padovani, X. Wu, K. Shubhakar, M. Bosman, L. Larcher, K. Pey</i>	
5A-4 A NEW FORMULATION OF BREAKDOWN MODEL FOR HIGH-K/SIO2 STACK DIELECTRICS	473
<i>E. Wu</i>	
5A-5 SUB-THRESHOLD CURRENT BASED ACCELERATION AND MODELING OF OFF-STATE TDDDB IN DRAIN EXTENDED NMOS AND PMOS TRANSISTORS	480
<i>D. Varghese, A. Venugopal, S. Pan, S. Krishnan</i>	
5A-6 COMPACT ANALYTICAL MODELS FOR THE SET AND RESET SWITCHING STATISTICS OF RRAM INSPIRED IN THE CELL-BASED PERCOLATION MODEL OF GATE DIELECTRIC BREAKDOWN	484
<i>S. Long, X. Lian, C. Cagli, L. Perniola, E. Miranda, D. Jimenez, H. Lv, Q. Liu, L. Li, Z. Huo, M. Liu, J. Sune</i>	

SESSION 5B: FAILURE ANALYSIS

5B-1 OPEN LOCALIZATION ON COPPER WIREBOND USING SPACE DOMAIN REFLECTOMETRY: COPPER WIREBOND RELIABILITY	492
<i>J. Gaudestad, V. Talanov, A. Orozco, K. Khoo</i>	
5B-2 ATOMIC-LEVEL STUDY OF TDDDB MECHANISM OF HF-DOPED SION GATE DIELECTRICS USING CS-CORRECTED STEM AND ATOM PROBE TOMOGRAPHY	497
<i>S. Kudo, Y. Hirose, K. Funayama, K. Ohgata, M. Inoue, K. Eguchi, A. Nishida, K. Asayama, N. Hattori, T. Koyama, K. Nakamae</i>	
5B-3 TOF-SIMS CHARACTERIZATION OF BORON AND PHOSPHORUS DISTRIBUTION IN SUB-ATMOSPHERIC CHEMICAL VAPOUR DEPOSITION BOROPHOSPHOSILICATE GLASS (SA-CVD BPSG) FILMS	502
<i>E. Ferlito, G. Pizzo, R. Gregorio, G. Anastasi, R. Ricciari, D. Mello</i>	
5B-4 LOCALIZATION OF ELECTRICAL ACTIVE DEFECTS CAUSED BY RELIABILITY-RELATED FAILURE MECHANISM BY THE APPLICATION OF LOCK-IN THERMOGRAPHY	509
<i>C. Schmidt, K. Wadhwa, A. Reverdy, E. Reinders</i>	
5B-5 BUILDING THE ELECTRICAL MODEL OF THE PULSED PHOTOELECTRIC LASER STIMULATION OF AN NMOS TRANSISTOR IN 90NM TECHNOLOGY	515
<i>A. Sarafianos, O. Gagliano, V. Serradeil, M. Lisart, J. Dutertre, A. Tria</i>	
5B-6 ELECTRON TEMPERATURE - THE PARAMETER TO BE EXTRACTED FROM BACKSIDE SPECTRAL PHOTON EMISSION (INVITED)	524
<i>A. Glowacki, C. Boit, P. Perdu, Y. Yokoyama</i>	

SESSION 5C: 3D/CPI

5C-1 EXPERIMENTAL ANALYSES OF THE MECHANICAL RELIABILITY OF ADVANCED BEOL/FBEOL STACKS REGARDING CPI LOADING (INVITED)	531
<i>H. Geisler, E. Schuchardt, M. Brueckner, P. Hofmann, K. Machani, F. Kuechenmeister, D. Breuer, H. Engelmann</i>	
5C-2 DELAMINATION IN BEOL: ANALYSIS OF INTERFACE FAILURE BY COMBINED EXPERIMENTAL & MODELING APPROACHES	541
<i>B. Debecker, K. Vanstreels, M. Gonzalez, B. Vandeveld</i>	
5C-3 ACCELERATED STRESS TESTING METHODOLOGY TO RISK ASSESS SILICON-PACKAGE THERMO-MECHANICAL FAILURE MODES RESULTING FROM MOISTURE EXPOSURE UNDER USE CONDITION	547
<i>S. Rangaraj, D. Kwon, M. Pei, J. Hicks, G. Leatherman, A. Lucero, T. Wilson, S. Streit, J. He</i>	
5C-4 RELIABILITY CHARACTERIZATION AND FEM MODELING OF POWER DEVICES UNDER REPETITIVE POWER PULSING	552
<i>F. Pozzobon, D. Paci, G. Pizzo, A. Buri, S. Morin, F. Carace, A. Andreini, D. Gastaldi, E. Bertarelli, R. Lucchini, P. Vena</i>	
5C-5 IMPACT OF BARRIER INTEGRITY ON LINER RELIABILITY IN 3D THROUGH SILICON VIAS	560
<i>Y. Li, Y. Civalo, Y. Oba, A. Cockburn, J. Park, E. Beyne, I. Wolf, K. Croes</i>	

5C-6 EFFECT OF TSV PRESENCE ON FEOL YIELD AND RELIABILITY	565
<i>T. Kauerauf, A. Branka, K. Croes, A. Redolfi, Y. Civale, C. Torregiani, G. Groeseneken, E. Beyne</i>	

SESSION 5D: TRANSISTORS

5D-1 SELF-HEAT RELIABILITY CONSIDERATIONS ON INTEL'S 22NM TRI-GATE TECHNOLOGY	569
<i>C. Prasad, L. Jiang, D. Singh, M. Agostinelli, C. Auth, P. Bai, T. Eiles, J. Hicks, C. Jan, K. Mistry, S. Natarajan, B. Niu, P. Packan, D. Pantuso, I. Post, S. Ramey, A. Schmitz, B. Sell, S. Suthram, J. Thomas, C. Tsai, P. Vandervoorn</i>	
5D-2 BIAS TEMPERATURE INSTABILITY AND HOT CARRIER CIRCUIT AGEING SIMULATIONS SPECIFICITIES IN UTBB FDSOI 28NM NODE	574
<i>D. Angot, V. Huard, X. Federspiel, F. Cacho, A. Bravaix</i>	
5D-3 INVESTIGATION OF SELF-HEATING EFFECT INDUCED HOT-CARRIER-INJECTION STRESS BEHAVIORS IN HIGH-VOLTAGE POWER DEVICE	579
<i>Y. Huang, L. Leu, C. Liu, Y. Lee, J. Wang, A. Mehta, K. Wu, H. Lu, P. Su, J. Chiang, H. Chou, Y. Jong, H. Tuan</i>	
5D-4 CHANNEL HOT-CARRIERS DEGRADATION IN MOSFETS: A CONDUCTIVE AFM STUDY AT THE NANOSCALE	584
<i>A. Bayerl, M. Porti, J. Martin-Martinez, M. Lanza, R. Rodriguez, V. Velayudhan, E. Amat, M. Nafria, X. Aymerich, M. Gonzalez, E. Simoen</i>	

SESSION 5E: MEMORIES

5E-1 RESISTANCE INSTABILITIES IN A FILAMENT-BASED RESISTIVE MEMORY (INVITED)	590
<i>F. Chen, H. Lee, Y. Chen, S. Rahaman, C. Tsai, K. Tsai, T. Wu, W. Chen, P. Gu, Y. Lin, S. Sheu, M. Tsai, L. Lee, T. Ku, P. Chen</i>	
5E-2 INVESTIGATION OF THE ROLE OF ELECTRODES ON THE RETENTION PERFORMANCE OF HFOX BASED RRAM CELLS BY EXPERIMENTS, ATOMISTIC SIMULATIONS AND DEVICE PHYSICAL MODELING	597
<i>B. Traore, K. Xue, E. Vianello, G. Molas, P. Blaise, B. Salvo, A. Padovani, O. Pirrotta, L. Larcher, L. Fonseca, Y. Nishi</i>	
5E-3 MICROSCOPIC ORIGIN OF RANDOM TELEGRAPH NOISE FLUCTUATIONS IN AGGRESSIVELY SCALED RRAM AND ITS IMPACT ON READ DISTURB VARIABILITY	603
<i>N. Raghavan, R. Degraeve, A. Fantini, L. Goux, S. Strangio, B. Govoreanu, D. Wouters, G. Groeseneken, M. Jurczak</i>	
5E-4 INVESTIGATION OF THE IMPACT OF THE OXIDE THICKNESS AND RESET CONDITIONS ON DISTURB IN HFO₂-RRAM INTEGRATED IN A 65NM CMOS TECHNOLOGY	610
<i>T. Diokh, E. Le-Roux, S. Jeannot, M. Gros-Jean, P. Candelier, J. Nodin, V. Jousseau, L. Perniola, H. Grampeix, T. Cabout, E. Jalaguier, M. Guillermet, B. Salvo</i>	

SESSION 6A: TECHNOLOGIES/DEVICES BEYOND CMOS

6A-1 RELIABLE MICRO-ELECTRO-MECHANICAL (MEM) SWITCH DESIGN FOR ULTRA-LOW-POWER LOGIC (INVITED)	614
<i>H. Kam, Y. Chen, T. Liu</i>	
6A-2 RELIABILITY OF GRAPHENE INTERCONNECTS AND N-TYPE DOPING OF CARBON NANOTUBE TRANSISTORS (INVITED)	619
<i>L. Liyanage, X. Chen, H. Wei, H. Chen, S. Mitra, H. Wong</i>	
6A-3 TUNNEL TRANSISTORS FOR ENERGY EFFICIENT COMPUTING (INVITED)	625
<i>S. Datta, R. Bijesh, H. Liu, D. Mohata, V. Narayanan</i>	

SESSION 6B: MEMS

6B-1 WAFER-LEVEL MEMS PACKAGE AND ITS RELIABILITY ISSUES (INVITED)	632
<i>S. Tanaka, M. Esashi</i>	

6B-2 KEY IMPROVEMENTS OF THE MEMS SWITCH LIFETIME THANKS TO A DIELECTRIC-FREE DESIGN AND CONTACT RELIABILITY INVESTIGATIONS IN HOT/COLD SWITCHING OPERATIONS	637
<i>F. Souchon, B. Reig, C. Dieppedale, L. Thouy, A. Koszewski, H. Sibuet, G. Papaioannou</i>	
6B-3 ELECTRICAL CHARACTERIZATION OF UNDOPED DIAMOND FILMS FOR RF MEMS APPLICATION	645
<i>L. Michalas, M. Koutsourelis, E. Papandreou, G. Papaioannou, S. Saada, C. Mer, R. Hugon, P. Bergonzo, A. Leuliet, P. Martins, S. Bansropun, A. Ziaei</i>	
6B-4 CHARACTERIZATION OF DIELECTRIC CHARGING AND RELIABILITY IN CAPACITIVE RF MEMS SWITCHES	652
<i>S. Kim, S. Cunningham, J. McKillop, A. Morris</i>	

SESSION 6C: SOFT ERRORS

6C-1 SPACE RADIATION AND RELIABILITY QUALIFICATIONS ON 65NM CMOS 600MHZ MICROPROCESSORS (INVITED)	657
<i>S. Clerc, F. Abouzeid, G. Gasiot, J. Daveau, C. Bottoni, M. Glorieux, J. Autran, F. Cacho, V. Huard, L. Dugoujon, R. Weigand, F. Malou, L. Hili, P. Roche</i>	
6C-2 IDENTIFICATION OF PULSE QUENCHING ENHANCED LAYOUTS WITH SUBBANDGAP LASER-INDUCED SINGLE-EVENT EFFECTS	664
<i>J. Ahlbin, N. Hooten, M. Gadlage, J. Warner, S. Buchner, D. McMorrow, L. Massengill</i>	
6C-3 IMPACT OF CELL DISTANCE AND WELL-CONTACT DENSITY ON NEUTRON-INDUCED MULTIPLE CELL UPSETS	670
<i>J. Furuta, K. Kobayashi, H. Onodera</i>	
6C-4 IMPACT OF PARASITIC BIPOLAR ACTION AND SOFT-ERROR TREND IN BULK CMOS AT TERRESTRIAL ENVIRONMENT	674
<i>T. Uemura, T. Kato, H. Matsuyama</i>	

BD-BEOL DIELECTRIC

BD-1 DEGRADATION IN Tddb OF CU/LOW-K TEST STRUCTURES DUE TO FIELD INTERACTION BETWEEN ADJACENT METAL LINES	680
<i>R. Ong, C. Gan, T. Tan</i>	
BD-3 EFFECTS OF BEOL COPPER CMP PROCESS ON Tddb FOR DIRECT POLISHING ULTRA-LOW K DIELECTRIC CU INTERCONNECTS AT 28NM TECHNOLOGY NODE AND BEYOND	684
<i>Y. Hsieh, W. Lin, Y. Lin, H. Hsu, C. Chen, W. Tsao, C. Hsu, R. Huang, C. Lin, Y. Su, K. Liu, C. Huang, J. Wu</i>	
BD-4 TRAP SPECTROSCOPY AND TA PENETRATION INDUCED CHARGE TRAPPING IN POROUS SIOCH LOW-K DIELECTRICS	689
<i>Y. Li, C. Wu, R. Degraeve, K. Croes, Y. Barbarin, M. Baklanov, Z. Tokei</i>	

CD-COMPOUND/OPTO ELECTRONICS

CD-1 SIMILARITIES OF LAGS, CURRENT COLLAPSE AND BREAKDOWN CHARACTERISTICS BETWEEN SOURCE AND GATE FIELD-PLATE ALGAN/GAN HEMTS	693
<i>H. Hanawa, H. Onodera, A. Nakajima, K. Horio</i>	
CD-2 FAST TRANSIENT THERMOREFLECTANCE CCD IMAGING OF PULSED SELF HEATING IN ALGAN/GAN POWER TRANSISTORS	698
<i>K. Maize, E. Heller, D. Dorsey, A. Shakouri</i>	
CD-3 SINGLE IMAGE SPECTRAL ELECTROLUMINESCENCE (PHOTON EMISSION) OF GAN HEMTS	701
<i>P. Scholz, A. Glowacki, U. Kerst, C. Boit, P. Ivo, R. Lossy, H. Wurfl, Y. Yokoyama</i>	

CM-COMPACT MODELING

CM-1 RING OSCILLATOR RELIABILITY MODEL TO HARDWARE CORRELATION IN 45NM SOI	708
<i>C. Dam, M. Hauser</i>	

CM-2 FOUNDATIONS FOR OXIDE BREAKDOWN COMPACT MODELING TOWARDS CIRCUIT-LEVEL SIMULATIONS	713
<i>M. Saliva, F. Cacho, D. Angot, V. Huard, M. Rafik, A. Bravaix, L. Anghel</i>	
CM-3 LOGARITHMIC MODELING OF BTI UNDER DYNAMIC CIRCUIT OPERATION: STATIC, DYNAMIC AND LONG-TERM PREDICTION	718
<i>J. Velamala, K. Sutaria, H. Shimuzu, H. Awano, T. Sato, G. Wirth, Y. Cao</i>	
CM-4 UNIVERSAL PROPERTIES AND COMPACT MODELING OF DYNAMIC HOT- ELECTRON DEGRADATION IN N-MOSFETS	723
<i>H. Tanoue, A. Tanaka, Y. Oodate, T. Nakahagi, C. Ma, M. Miyake, H. Mattausch, M. Miura-Mattausch, K. Matsuzawa, S. Yamaguchi, T. Hoshida, M. Imade, R. Koh, T. Arakawa</i>	

CP-CHIP-PACKAGE INTERACTION (TSV/3D)

CP-1 RELIABILITY OF DUAL DAMASCENE TSV FOR HIGH DENSITY INTEGRATION: THE ELECTROMIGRATION ISSUE	729
<i>S. Moreau, D. Bouchu</i>	
CP-2 EFFECTS OF BOSCH SCALLOPS ON METAL LAYER STRESS OF AN OPEN THROUGH SILICON VIA TECHNOLOGY	734
<i>A. Singulani, H. Ceric, E. Langer, S. Carniello</i>	
CP-3 SUPPRESSION OF BOND DEGRADATION IN POWER IC'S: IMPACT OF BOND PAD DESIGN AND WAFER & PACKAGE FAB PROCESSES	739
<i>Y. Li, H. Xie, E. Olthof, S. Nath</i>	

CR-CIRCUIT RELIABILITY

CR-1 INVESTIGATION OF SINGLE-TRAP-INDUCED RANDOM TELEGRAPH NOISE FOR TUNNEL FET BASED DEVICES, 8T SRAM CELL, AND SENSE AMPLIFIERS	744
<i>M. Fan, V. Hu, Y. Chen, P. Su, C. Chuang</i>	
CR-2 THE INTERNAL CIRCUIT DAMAGE OF A HIGH-VOLTAGE PRODUCT DURING THE NEGATIVE-CURRENT-TRIGGERED (NCT) LATCH-UP TEST	749
<i>J. Lee, C. Kung, E. Kung, D. Yang, J. Shih</i>	

EL-ESD AND LATCHUP

EL-1 ACHIEVING ELECTROTHERMAL STABILITY IN INTERCONNECT METAL DURING ESD PULSES	754
<i>T. Maloney</i>	
EL-2 RESISTOR-LESS POWER-RAIL ESD CLAMP CIRCUIT WITH ULTRA-LOW LEAKAGE CURRENT IN 65NM CMOS PROCESS	762
<i>C. Yeh, M. Ker</i>	
EL-3 ESD PROTECTION DESIGN WITH ADJUSTABLE SNAPBACK BEHAVIOR FOR 5-V APPLICATION IN 100NM CMOS PROCESS	768
<i>C. Wang, Y. Chen, T. Tang, K. Su</i>	
EL-4 NOVEL DRAIN-LESS MULTI-GATE PHEMT FOR ELECTROSTATIC DISCHARGE (ESD) PROTECTION IN GAAS TECHNOLOGY	772
<i>Q. Cui, J. Liou</i>	
EL-5 A LOW LEAKAGE POLY-GATED SCR DEVICE FOR ESD PROTECTION IN 65NM CMOS PROCESS	776
<i>S. Parthasarathy, J. Salcedo, J. Hajjar</i>	
EL-6 BIAS TEMPERATURE STRESS (BTS) INDUCED ESD DEVICE'S LEAKAGE ISSUE AND ITS PREVENTING SOLUTIONS IN SMART POWER TECHNOLOGY	781
<i>C. Huang, Y. Chang, S. Cheng, M. Song</i>	

EM-ELECTROMIGRATION

EM-1 EARLY FAILURE MODEL ANALYSIS AND IMPROVEMENT OF THE UPSTREAM ELECTROMIGRATION IN 45NM CU LOW-K INTERCONNECTS	786
<i>D. Wang, A. Zhao, L. Yu, J. Wu, V. Chang, W. Chien</i>	

EM-2 ELECTROMIGRATION IN ADVANCED BOND PAD STRUCTURES	789
<i>K. Lee</i>	
EM-3 EVALUATION OF CONSTANT VOLTAGE TESTING FOR ELECTROMIGRATION STUDY	792
<i>Z. Zhang, B. McGowan, Z. Feldmaier, J. Lloyd, T. McMullen, E. Wilcox, S. Schultz</i>	
EM-4 DETERMINATION OF CU-LINE EM LIFETIME CRITERIA USING PHYSICALLY BASED TCAD SIMULATIONS	796
<i>M. Lee, D. Pramanik, Y. Oh, Z. Qin, I. Avci, S. Simenov, K. Sayed, P. Balasingam</i>	
EM-5 ELECTROMIGRATION RELIABILITY OF MN-DOPED CU INTERCONNECTS FOR THE 28 NM TECHNOLOGY	803
<i>L. Cao, P. Ho, P. Justison</i>	

ER-ELECTRONIC SYSTEMS RELIABILITY

ER-1 CHIP EOS ISSUE ANALYSIS IN BOARD-LEVEL APPLICATION	807
<i>H. Wenke, G. Fujun</i>	
ER-2 MEMFET: FROM GATE DIELECTRIC BREAKDOWN TO SYSTEM RECONFIGURABILITY	814
<i>J. Martin-Martinez, A. Crespo-Yepes, R. Rodriguez, M. Nafria, C. Almudever, A. Rubio</i>	
ER-3 MODEL AND METHODS TO DETERMINE STORAGE RELIABILITY	820
<i>A. Mense, L. Gullo, J. Thomas, P. Shedlock</i>	

FA-FAILURE ANALYSIS

FA-1 FAILURE RECOVERY MECHANISM CAUSED BY SECONDARY DEFECT	826
<i>S. Karki, D. Nguyen</i>	

GD-GATE DIELECTRICS

GD-1 NEW INSIGHT ON HIGH-K/METAL GATE RELIABILITY MODELING FOR PROVIDING GUIDELINES FOR PROCESS DEVELOPMENT	830
<i>M. Rafik, G. Ribes, P. Mora, S. Blonkowski, X. Federspiel, P. Caubet, C. Gaumer, M. Grosjean, D. Roy</i>	
GD-2 ON THE MEANING OF CHARGE PUMPING CURVE EDGES	834
<i>D. Bauza</i>	
GD-3 RELIABILITY IN GATE FIRST AND GATE LAST ULTRA-THIN-EOT GATE STACKS ASSESSED WITH CV-EMSM BTI CHARACTERIZATION	838
<i>E. Bury, B. Kaczer, H. Arimura, M. Luque, L. Ragnarsson, P. Roussel, A. Veloso, S. Chew, M. Togo, T. Schram, G. Groeseneken</i>	
GD-5 DEMONSTRATING DISTRIBUTION OF SILC VALUES AT INDIVIDUAL LEAKAGE SPOTS	843
<i>T. Inatsuka, R. Kuroda, A. Teramoto, Y. Kumagai, S. Sugawa, T. Ohmi</i>	

ME-MEMS

ME-1 ESTIMATING THE DETECTION STABILITY OF A SI NANOWIRE SENSOR USING AN ADDITIONAL CHARGING ELECTRODE	849
<i>M. Chen, H. Chen, T. Lee, Y. Lin, J. Shih, B. Wang, Y. Hou, Y. Chen, C. Lin, Y. Hsieh, C. Ho, M. Hua, J. Qiu, T. Wang, F. Yang</i>	
ME-2 MORPHOLOGICAL ANALYSIS OF GAN MEMBRANES OBTAINED BY MICROMACHINING OF GAN/SI	853
<i>A. Cismaru, A. Muller, F. Comanescu, M. Purica, A. Stefanescu, A. Dinescu, G. Konstantinidis, A. Stavrinidis</i>	
ME-3 SPECTROSCOPIC ANALYSIS OF MATERIAL TRANSFER PHENOMENA IN MEMS SWITCHES	857
<i>A. Peschot, C. Poulain, H. Sibuet, F. Souchon, N. Bonifaci, O. Lesaint</i>	

MY-MEMORY

MY-1 THE EFFECT OF HYDROGEN ON PROGRAM DISTURBANCE IN SUB-2YNM NAND FLASH	862
<i>J. Yang, W. Cha, S. Seo, H. Oh, J. Oh, H. Shim, S. Choi, B. Kim, S. Cho, K. Kim, K. Ahn, G. Bae</i>	
MY-2 STATISTICAL ASSESSMENT OF ENDURANCE DEGRADATION IN HIGH AND LOW RESISTIVE STATES OF THE HFO₂-BASED RRAM	865
<i>S. Deora, G. Bersuker, M. Sung, D. Gilmer, P. Kirsch, H. Li, H. Chong, S. Gausepohl</i>	
MY-3 THE PHYSICAL INSIGHTS INTO AN ABNORMAL ERRATIC BEHAVIOR IN THE RESISTANCE RANDOM ACCESS MEMORY	870
<i>Y. Huang, S. Chung, H. Lee, Y. Chen, F. Chen, P. Gu, M. Tsai</i>	
MY-4 PROGRAM/ERASE SPEED, ENDURANCE, RETENTION, AND DISTURBANCE CHARACTERISTICS OF SINGLE-POLY EMBEDDED FLASH CELLS	874
<i>S. Song, J. Kim, C. Kim</i>	
MY-5 RELIABLE, LOW-POWER SUPER-LATTICE PHASE-CHANGE MEMORY WITHOUT MELTING AND WRITE-PULSE DOWN SLOPE	880
<i>K. Johguchi, T. Egami, K. Takeuchi</i>	
MY-6 INSTABILITY STUDY OF HIGH-K INTER-GATE DIELECTRIC STACKS ON HYBRID FLOATING GATE FLASH MEMORY	884
<i>M. Zahid, R. Degraeve, L. Breuil, G. Bosch, J. Houdt</i>	
MY-7 INVESTIGATION OF DATA RETENTION WINDOW CLOSURE ON LOGIC EMBEDDED NON-VOLATILE MEMORY	888
<i>Y. Liao, L. Tsai, L. Leu, Y. Lee, W. Wang, K. Wu</i>	
MY-8 RELIABILITY STUDY OF CARBON-DOPED GST STACK ROBUST AGAINST PB-FREE SOLDERING REFLOW	892
<i>S. Souiki, Q. Hubert, G. Navarro, A. Persico, C. Jahan, E. Henaff, V. Delaye, D. Blachier, V. Sousa, L. Perniola, E. Vianello, D. Salvo</i>	
MY-9 ELECTRICAL PERFORMANCES OF SiO₂-DOPED GETE FOR PHASE-CHANGE MEMORY APPLICATIONS	897
<i>G. Navarro, A. Persico, E. Henaff, F. Aussenac, P. Noe, C. Jahan, L. Perniola, V. Sousa, E. Vianello, B. Salvo</i>	
MY-10 RANDOM TELEGRAPH NOISE (RTN) IN SCALED RRAM DEVICES	902
<i>D. Veksler, G. Bersuker, L. Vandelli, A. Padovani, L. Larcher, A. Muraviev, B. Chakrabarti, E. Vogel, D. Gilmer, P. Kirsch</i>	
MY-11 180NM FRAM RELIABILITY DEMONSTRATION WITH TEN YEARS DATA RETENTION AT 125 C	906
<i>J. Rodriguez, J. Rodriguez-Latorre, C. Zhou, A. Venugopal, A. Acosta, M. Ball, P. Ndai, S. Madan, H. McAdams, K. Udayakumar, S. Summerfelt, T. San, T. Moise</i>	
MY-12 DRAIN STRESS INFLUENCE ON READ DISTURB DEFECTIVITY	911
<i>M. Tomasi, R. Vaion, L. Cola, P. Zabberoni, A. Mervic</i>	

PI-PROCESS INTEGRATION

PI-1 NEW ELECTRICAL TESTING STRUCTURES AND ANALYSIS METHOD FOR MOL AND BEOL PROCESS DIAGNOSTICS AND TDDb RELIABILITY ASSESSMENT	916
<i>F. Chen, S. Mittl, M. Shinosky, R. Dufresne, J. Aitken, Y. Wang, K. Kolvenback, W. Henson, D. Mocuta</i>	
PI-2 RELIABILITY STUDIES OF A 22NM SOC PLATFORM TECHNOLOGY FEATURING 3-D TRI-GATE, OPTIMIZED FOR ULTRA LOW POWER, HIGH PERFORMANCE AND HIGH DENSITY APPLICATION	921
<i>A. Rahman, P. Bai, G. Curello, J. Hicks, C. Jan, M. Jamil, J. Park, K. Phoa, M. Rahman, C. Tsai, B. Woolery, J. Yeh</i>	
PI-3 IMPACT OF HYDROGEN IN CAPPING LAYERS ON BTI DEGRADATION AND RECOVERY IN HIGH-K REPLACEMENT METAL GATE TRANSISTORS	927
<i>M. Jin, C. Tian, G. Rosa, S. Uppal, W. McMahon, H. Kothari, Y. Liu, E. Cartier, W. Lai, A. Dasgupta, S. Polvino, M. Belyansky, A. Chen, X. Zhou, A. Madan, Y. Yao, N. Klymko, V. Narayanan</i>	

PR-PRODUCT IC RELIABILITY

PR-1 PRODUCT-LEVEL RELIABILITY ESTIMATOR WITH ADVANCED CMOS TECHNOLOGY	932
<i>J. Ahn, M. Lu, P. Yeh, J. Chang, X. Wu, S. Pai</i>	

SE-SOFT ERRORS

SE-1 MODELING OF RADIATION-INDUCED SINGLE EVENT TRANSIENTS ON SOI FINFETS	937
<i>L. Artola, G. Hubert, R. Schrimpf</i>	
SE-2 NEUTRON-INDUCED SINGLE-EVENT-TRANSIENT EFFECTS IN ULTRATHIN-BODY FULLY-DEPLETED SILICON-ON-INSULATOR MOSFETS	943
<i>J. Bi, R. Reed, R. Schrimpf, D. Fleetwood, Z. Han</i>	
SE-3 SINGLE-EVENT TRANSIENT MEASUREMENT ON A DC/DC PWM CONTROLLER USING PULSED X-RAY	948
<i>Y. Ren, L. Chen, S. Shi, G. Guo, R. Feng, S. Wen, R. Wong, N. Vonno, B. Bhuvu</i>	
SE-4 A COMPREHENSIVE SOFT ERROR ANALYSIS TOOL FOR CORE NETWORKING SYSTEM	953
<i>H. Zhu, R. Wong, S. Wen</i>	
SE-5 CONTRIBUTIONS OF CHARGE SHARING AND BIPOLAR EFFECTS TO CAUSE OR SUPPRESS MCUS ON REDUNDANT LATCHES	957
<i>K. Zhang, K. Kobayashi</i>	
SE-6 ESTIMATION OF HARDENED FLIP-FLOP NEUTRON SOFT ERROR RATES USING SRAM MULTIPLE-CELL UPSET DATA IN BULK CMOS	961
<i>N. Gaspard, S. Jagannathan, Z. Diggins, M. McCurdy, T. Loveless, B. Bhuvu, L. Massengill, W. Holman, T. Oates, Y. Fang, S. Wen, R. Wong, K. Lilja, M. Bounasser</i>	
SE-7 EFFECT OF THRESHOLD VOLTAGE IMPLANTS ON SINGLE-EVENT ERROR RATES OF D FLIP-FLOPS IN 28-NM BULK CMOS	966
<i>N. Gaspard, S. Jagannathan, Z. Diggins, A. Kauppila, T. Loveless, J. Kauppila, B. Bhuvu, L. Massengill, W. Holman, A. Oates, Y. Fang, S. Wen, R. Wong</i>	
SE-8 LENGTH AND FIN NUMBER DEPENDENCE OF IONIZING RADIATION-INDUCED DEGRADATION IN BULK FINFETS	969
<i>I. Chatterjee, E. Zhang, B. Bhuvu, D. Fleetwood, Y. Fang, A. Oates</i>	

XT-TRANSISTOR

XT-1 NEW HOT CARRIER DEGRADATION MODELING RECONSIDERING THE ROLE OF EES IN ULTRA SHORT N-CHANNEL MOSFETS	975
<i>Y. Randriamihaja, X. Federspiel, V. Huard, A. Bravaix, P. Palestri</i>	
XT-2 A COMPREHENSIVE AC / DC NBTI MODEL: STRESS, RECOVERY, FREQUENCY, DUTY CYCLE AND PROCESS DEPENDENCE	980
<i>S. Desai, S. Mukhopadhyay, N. Goel, N. Nanaware, B. Jose, K. Joshi, S. Mahapatra</i>	
XT-3 MULTI-REGION DCIV SPECTROSCOPY AND IMPACTS ON THE DESIGN OF STI-BASED LD MOSFETS	991
<i>Y. He, G. Zhang, L. Han, X. Zhang</i>	
XT-4 RECOVERY BEHAVIOR IN NEGATIVE BIAS TEMPERATURE INSTABILITY	995
<i>Y. Yonamoto</i>	
XT-5 INVESTIGATION OF STOCHASTIC IMPLEMENTATION OF REACTION DIFFUSION (RD) MODELS FOR NBTI RELATED INTERFACE TRAP GENERATION	1004
<i>T. Naphade, N. Goel, P. Nair, S. Mahapatra</i>	
XT-6 A TEST STRUCTURE AND SPECTROSCOPIC METHOD FOR MONITORING INTERFACE TRAPS	1015
<i>C. Wei, Y. He, G. Du, G. Zhang, X. Zhang</i>	
XT-7 THE PHYSICAL MECHANISMS OF IG RANDOM TELEGRAPH NOISE IN DEEPLY SCALED PMOSFETS	1018
<i>X. Ji, Y. Liao, C. Zhu, J. Chang, F. Yan, Y. Shi, Q. Guo</i>	
XT-8 EFFECTS OF POSITIVE AND NEGATIVE CONSTANT VOLTAGE STRESS ON ORGANIC TFTS	1023
<i>N. Wrachien, A. Cester, D. Bari, G. Meneghesso, J. Kovac, J. Jakobovic, M. Weis, D. Donoval</i>	
XT-9 INTERACTION BETWEEN BTI AND HCI DEGRADATION IN HIGH-K DEVICES: APPLICATION TO BTI DECONVOLUTION FROM HCI IN WLR TESTS AND PRODUCT OPERATION	1029
<i>X. Federspiel, M. Rafik, D. Angot, F. Cacho, D. Roy</i>	

XT-10 DETRIMENTAL IMPACT OF HYDROGEN PASSIVATION ON NBTI AND HC DEGRADATION	1033
<i>G. Pobegen, M. Nelhiebel, T. Grasser</i>	
XT-11 THE STUDY OF TIME CONSTANT ANALYSIS IN RANDOM TELEGRAPH NOISE AT THE SUBTHRESHOLD VOLTAGE REGION	1039
<i>A. Yonezawa, A. Teramoto, T. Obara, R. Kuroda, S. Sugawa, T. Ohmi</i>	
Author Index	