

2013 5th Asia Symposium on Quality Electronic Design

(ASQED 2013)

**Penang, Malaysia
26-28 August 2013**



IEEE Catalog Number: CFP1383H-POD
ISBN: 978-1-4799-1313-8

5th Asia Symposium on Quality Electronic Design 2013

Table of Contents

Keynote

- A Possibility of Crystalline Indium-Gallium-Zinc-Oxide** 1
Shunpei Yamazaki, Semiconductor Energy Laboratory Co., Ltd.,

SESSION 1A Analog Circuits

Chair: Edward Ho, Qualcomm

- A Wideband Multi-Stage Inverter-Based Driver Amplifier for IEEE 802.22 WRAN Transmitters** 6
Geng-Zhen Qi, Ka-Fai Un, Wei-Han Yu, Pui-In Mak, Rui P. Martins, University of Macau
- A 128-phase Delay-Locked Loop with Cyclic VCDL** 10
Chien-Hung Kuo and Yu-Chieh Ma, National Taiwan Normal University
- A Fast Transient Response Synchronous Buck Converter with Modified Ripple-Based Control (MRBC) Technique** 14
Yunwu Zhang, Jing Zhu, Weifeng Sun, Yangbo Yi, Southeast University
- Ultra Low-Supply Voltage Reference Generator with Low Sensitivity to PVT Variations** 18
Hande Vinayak Gopal¹, Prafful Gupta², Maryam Shojaei Baghini¹, ¹IIT Bombay, ²IIT Rajasthan

SESSION 1B Test & Design for Test

Chair: Otmane Ait Mohamed, Concordia University

- Detecting Resistive-Opens in RRAM Using Programmable DfT Scheme** 22
Nor Zaidi Haron¹, Norsuhaidah Arshad¹, Sukreen Hana Herman²,
¹Universiti Teknikal Malaysia Melaka, ²Universiti Teknologi MARA
- A Coverage Driven Test Generation Methodology Using Consistency Algorithm** 27
Jomu George Mani Paret and Otmane Ait Mohamed, Concordia University
- Improved Test Methodology for Multi-Clock Domain SoC ATPG Testing** 33
Ee Mei Ooi and Chin Hai Ang, Altera Corporation (M) Sdn Bhd
- On Using IEEE 1500 Standard for Functional Testing** 39
Ghazanfar Ali, Fawnizu Azmadi Hussin, Noohul Basheer Zain Ali, Nor Hisham Hamid,
Universiti Teknologi Petronas

SESSION 1C Sensors & Nanoelectronics

Chair: Ramgopal Rao, IIT Bombay

- Ultra-sensitive Polymeric Sensor Platforms for Environmental Sensing Applications** 47
Prasenjit Ray, Harshil Raval, V. Ramgopal Rao, IIT Bombay
- A Low Power Oscillator Based Temperature Sensor for RFID Applications** 50
Saqib Mohamad¹, Fang Tang², Abbes Amira³, Amine Bermak², Mohieddine Benamar⁴,
¹HKUST/Qatar University, ²HKUST, ³University of West of Scotland, ⁴Qatar University
- Design and Simulation of Clamped-Clamped and Clamped-Free Resonators** 55
Ahmad Anwar Zainuddin¹, Jamilah Karim², Anis Nurashikin Nordin², Mohanraj Soundara Pandian¹,
Sheroz Khan², ¹Silterra, ²IIUM
- On Testing of MEDA Based Digital Microfluidics Biochips** 60
Vineeta Shukla¹, Noohul Basheer Zain Ali¹, Fawnizu Azmadi Hussin¹, Mark Zwolinski²,
¹Universiti Teknologi Petronas, ²University of Southampton

SESSION 2A Digital VLSI

- Applications of Crystalline Indium-Gallium-Zinc-Oxide Technology to LSI: Memory, Processor, Image Sensor, and Field Programmable Gate Array (Invited)** 66
Yoshiyuki Kurokawa¹, Yuki Okamoto¹, Takashi Nakagawa¹, Takeshi Aoki¹, Masataka Ikeda¹,
Munehiro Kozuma¹, Takeshi Osada¹, Takayuki Ikeda¹, Naoto Yamade¹, Yutaka Okazaki¹,
Hidekazu Miyairi¹, Masahiro Fujita², Jun Koyama¹, Shunpei Yamazaki¹
¹Semiconductor Energy Laboratory Co., Ltd., ²University of Tokyo

| | |
|---|-----------|
| Totally Self-Checking (TSC) VLSI Circuits using Scalable Error Detection Coding (SEDC) Technique | 72 |
| Natarajan Somasundaram ¹ , Farhad Mehdipour ² , Jeong-A Lee ³ Narayananadass Ramadass ⁴ , Y V Ramana Rao ⁴ , ¹ SSM College of Engineering, ² Kyushu University, ³ Chosun University, ⁴ Anna University | |
| A Robust and Energy Efficient Pulse Generator for Ultra-Wide Voltage Range Operations | 80 |
| Sébastien Bernard ¹ , David Bol ² , Alexandre Valentian ³ , Marc Belleville ³ , Jean-Didier Legat ² , ¹ CEA-LETI/ICTEAM-UCL, ² ICTEAM-UCL, ³ CEA-LETI | |
| Optimized Clock Gating Cell for Low Power Design in Nanoscale CMOS Technology | 85 |
| Anirudh Reddy Durgam and Ken Choi, Illinois Institute of Technology | |

SESSION 2B Design Solutions

| | |
|---|------------|
| High-Quality Data Assignment to Hierarchical Memory Organizations for Multidimensional Signal Processing | 89 |
| Florin Balasa ¹ , Ilie I. Luican ² , Doru V. Nasui ³ , ¹ American University in Cairo, ² Microsoft Inc., ³ American International Radio Inc. | |
| Congestion-Oriented Approach in Placement for Analog and Mixed-Signal Circuits | 97 |
| Hongxia Zhou ¹ , Chiu-Wing Sham ¹ , Hailong Yao ² , ¹ The Hong Kong Polytechnic University, ² Tsinghua University | |
| Tunable Stochastic Computing Using Layered Synthesis and Temperature Adaptive Voltage Scaling | 103 |
| Neel Gala ¹ , VR Devanathan ² , Vish Visvanathan ² , Virat Gandhi ¹ , Veezhinathan Kamakoti ¹ , ¹ IIT-Madras, ² Texas Instruments-India | |
| Rapid Search of Pareto Fronts using D-logic Exploration during Multi-Objective Tradeoff of Computation Intensive Applications | 113 |
| Anirban Sengupta ¹ , Vipul Kumar Mishra ¹ , Pallabi Sarkar ² , ¹ Indian Institute of Technology Indore, ² Vellore Institute of Technology Chennai | |

SESSION 2C Advanced Packaging: Signal Integrity & 3D Technologies

| | |
|---|------------|
| A New TSV Set Architecture for High Reliability | 123 |
| Jaeseok Park and Sungho Kang, Yonsei University | |
| Heterogeneous Stacking of 3D MPSoC Architecture: Physical Implementation Analysis and Performance Evaluation | 127 |
| Mohamad Hairul Jabbar ¹ , Dominique Houzet ² , Omar Hammami ³ , ¹ UTHM, Johor, ² GIPSA-Lab, ³ ENSTA PARISTECH | |
| Port Assignment for Multiplexer and Interconnection Optimization | 136 |
| Cong Hao ¹ , Hao-Ran Zhang ² , Song Chen ³ , Takeshi Yoshimura ² , Min-You Wu ¹ , ¹ Shanghai Jiao Tong University, ² Waseda University, ³ University of Science and Technology of China | |
| Full System Power Delivery Analysis for Single Ended Interface | 144 |
| Heng Chuan Shu, Bok Eng Cheah, Jackson Kong, Sze Geat Pang, Li Chuang Quek, Intel Microelectronics (M) Sdn. Bhd. | |

SESSION P Poster Papers

| | |
|---|------------|
| External Loopback Testing on High Speed Serial Interface | 148 |
| Shen Shen Lee, ALTERA | |
| Repairing of Faulty TSVs Using Available Number of Multiplexers in 3D ICs | 155 |
| Surajit Kumar Roy, Sobitri Chatterjee, Chandan Giri, Hafizur Rahaman, Bengal Engineering and Science University | |
| Innovative Solutions for Package on Package Test | 161 |
| Chin Chien Tee and Siang Soh, Interconnect Devices, Inc | |
| Simulation and Modeling of Heat-Dissipation Packaging for Nanoscale GaInP/GaAs Collector-Up HBTs | 167 |
| Jhin-Fong-Chin Chang and Hsien-Cheng Tseng, Kun Shan University | |
| Methods of Optimized Via Design for Higher Channel Bandwidth | 170 |
| Chang Fei Yee, Agilent Technologies | |

| | |
|---|------------|
| Breakthrough of Micro USB Placement in Printed Circuit Board | 178 |
| Kent Lee, Huoy Thyng Yow, Oliver Hooi, Motorola Solutions | |
| Variability Aware Performance Evaluation of Low Power SRAM Cell | 183 |
| Hansel Dsilva, Julian Pinto, Arzan Elchidana, Sudhakar Mande, Mumbai University | |
| Distortion Analysis and Calculation of Wide-band Track and Hold Amplifier | 188 |
| Hailang Liang ¹ , Jin He ¹ , Rob.J. Evans ² , Efstratios Skafidas ² , Cheng Wang ¹ , Qingxing He ³ , Caixia Du ³ , Shengju Zhong ³ , | |
| ¹ Peking University, ² University of Melbourne, ³ Shenzhen Huayue Terascale Chip Co. LTD. | |
| Multiobjective Evolutionary Approach to Silicon Solar Cell Design Optimization | 192 |
| Wen-Tsung Huang, Chieh-Yang Chen, Yu-Yu Chen, Sheng-Chia Hsu, Yiming Li, National Chiao Tung University | |
| An Electrical Study of Differential Clock Die-to-Die Interconnection in Multi-chip Packages | 196 |
| Tang Min Keen and Tan Wei Jern, Intel Microelectronics | |
| Cluster-Based Thermal-Aware 3D-Floorplanning Technique with Post-Floorplan TTSV Insertion at Via-Channels | 200 |
| Chia-Chen Wen, Ying-Jung Chen, Shang-Jang Ruan, National Taiwan University of Science and Technology | |
| Oscillation Built-in-Self-Test for ADC Linearity Testing in Deep Submicron CMOS Technology | 208 |
| Koay Soon Chan ¹ , Nuzrul Fahmi ¹ , Kim Chon Chan ¹ , Terk Zyou Lok ¹ , Chee Wai Yong ¹ , Adam Osseiran ² , ¹ Marvell Semiconductor Sdn. Bhd., ² Edith Cowan University | |
| SESSION 3A ADC and Memory Readout | |
| Chair: Kim Tae Hyoung, Nanyang Technological University | |
| A 2.93µW 8-Bit Capacitance-to-RF Converter for Movable Laboratory Mice Blood Pressure Monitoring | 216 |
| Ka-Meng Lei, Pui-In Mak, Man-Kay Law, R. P. Martins, University of Macau | |
| A 1.8 V 64.9 uW 54.1 dB SNDR 1st Order ΣΔ Modulator Design Using Clocked Comparator Based Switched Capacitor Technique | 220 |
| Sourav Chakraborty, Manodipan Sahoo, Hafizur Rahaman, Bengal Engineering and Science University, Shibpur | |
| Highly Robust and Sensitive Charge Transfer Sense Amplifier for Ultra-Low Voltage DRAMs | 227 |
| Choongkeun Lee and Hongil Yoon, Yonsei University | |
| Digitally Controlled Variation Tolerant Timing Generation Technique for SRAM Sense Amplifiers | 233 |
| Viveka K R and Bharadwaj Amrutur, IISc Bangalore | |
| SESSION 3B 3D Design Solutions | |
| Chair: Abbes Amira, University of West of Scotland | |
| Implementation of a Physical Unclonable Function (PUF) with Transmission Line Crosstalk in a Chip (Invited) | 240 |
| Kyoungrok Cho, Kwan-Hee Lee, Seung-Yul Kim, Sang-Jin Lee, Younggap You, Chungbuk National University | |
| Simultaneous Hotspot Temperature and Supply Noise Reductions using Thermal TSVs and Decoupling Capacitors | 245 |
| Yan-Wun Wang, Pao-Jen Huang, Tai-Chen Chen, Chien-Nan Jimmy Liu, National Central University | |
| Exploration of 2D EDA Tool Impact on the 3D MPSoC Architectures Performance | 249 |
| Mohamad Hairol Jabbar ¹ , Abir Mzah ² , Omar Hammami ² , Dominique Houzet ³ , | |
| ¹ FKEE, UTHM, Johor, ² ENSTA PARISTECH, ³ GIPSA-Lab | |
| Path Resistance Reduction through Automated Multi-Level Metal and Via Insertion for IC Layout Design | 256 |
| Thai Lee Lo, Gregory Sylvester Emmanuel, Thomas Fong Chee Goh, Chun Keong Lee, Joon Heong Ong, Yng Chuk Tam, Jonathan Yoong-Seang Ong, Hui Peng Ong, Spansion Penang Sdn Bhd | |

SESSION 3C Advanced Device Topics

| | |
|--|------------|
| An ABCD Parameter-based Modeling and Analysis of Crosstalk Induced Effects in Single-Walled Carbon Nanotube Bundle Interconnects | 264 |
| Manodipan Sahoo, Prasun Ghosal, Hafizur Rahaman, Bengal Engineering and Science University, Shibpur | |
| The Effects of Elliptical Gate Cross Section on Carbon Nanotube Gate-All-Around Field Effect Transistor | 274 |
| Hao Wang ¹ , Sheng Chang ¹ , Cheng Wang ¹ , Yue Hu ¹ , Hongyu He ¹ , Jin He ¹ , Qingxing He ² , Caixia Du ³ , Shengju Zhong ² , ¹ Peking University, ² Shenzhen Huayue Terascale Chip LTD.Co. | |
| Study on Silicon Window Polarity of Partial-SOI LDMOS Power Devices | 278 |
| Yue Hu ¹ , Hao Wang ¹ , Cheng Wang ¹ , Jin He ¹ , Xiaoan Zhu ¹ , Sheng Chang ² , Qijun Huang ² , Dewen Wang ³ , Qingxing He ⁴ , Caixia Du ⁴ , Shengju Zhong ⁴ , ¹ Peking University, ² Wuhan University, ³ Shenzhen SI Semiconductors, ⁴ Shenzhen Huayue Terascale Chip | |

SESSION 4A Special Topics in Circuit and System Design

| | |
|---|------------|
| A Low-Power Circuit Architecture for Transistor Electrical Overstress (EOS) Protection | 282 |
| Chee Hong Aw, Intel Microelectronics (M) Sdn. Bhd. | |
| Computationally Efficient Methodology for Statistical Characterization and Yield Estimation due to Inter- and Intra-die Process Variations | 287 |
| Sudhakar Mande ¹ , Arun Chandorkar ² , Hiroshi Iwai ³ , ¹ Don Bosco Institute of Technology, Kurla, ² Indian Institute of Technology, Powai, ³ Tokyo Institute of Technology | |
| On Improving at No Cost the Quality of Products Built with SRAM-based FPGAs | 295 |
| Regis Leveugle and Mohamed Ben Jrad, Grenoble Institute of Technology / TIMA | |

SESSION 4B Test & Verification

Chair: Chin Hai Ang, Altera Corporation (M) Sdn Bhd

| | |
|--|------------|
| Mu-GSIM: A Mutation Testing Simulator on GPUs | 302 |
| Jason Tong ¹ , Marc Boulé ² , Zeljko Zilic ¹ , ¹ McGill University, ² École de Technologie Supérieure | |
| Logic Emulation with Forced Assertions: A Methodology for Rapid Functional Verification and Debug | 312 |
| Somnath Banerjee, Tushar Gupta, Sanjay Gupta, Mentor Graphics Pvt. Ltd. | |
| Online Error Detection in SRAM based FPGAs using Scalable Error Detection Coding | 321 |
| Zahid Ali Siddiqui and Jeong-A Lee, Chosun University | |
| An Efficient Metric for Detecting Timing Failure Region Due to Crosstalk Noise | |
| Hyoeon Yang and Young Hwan Kim, POSTECH 325 | |

SESSION 4C Advanced Packaging: Thermal Integrity & Process Technologies

Chair: Bok Eng Cheah, Intel

| | |
|---|------------|
| Influence of Phosphor Packaging Configurations on the Optical Performance of Chip on Board Phosphor Converted Warm White LEDs | 329 |
| Peng Hui Yuen, Hwang Hsien Hsiung, Mutharasu Devarajan, Universiti Sains Malaysia | |
| Thermal Simulation Analysis of High Power LED System using Two-Resistor Compact LED Model | 334 |
| Zeng Yin Ong, Shamugan Subramani, Mutharasu Devarajan, Universiti Sains Malaysia | |
| Heat Transfer in High-Power LED with Thermally Conductive Particles-Filled Epoxy Composite as Thermal Interface Material for System-Level Analysis | 339 |
| Permal Anithambigai, Subramani Shanmugan, Devarajan Mutharasu, Kamarulazizi Ibrahim, Universiti Sains Malaysia | |
| Optimization of Thermal Vias for Thermal Resistance in FR-4 PCBs | 345 |
| Alex Lee Yuen Beng, Gan Sik Hong, Mutharasu Devarajan, Universiti Sains Malaysia | |