

2013 IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics

(PrimeAsia 2013)

**Visakhapatnam, India
19-21 December 2013**



**IEEE Catalog Number: CFP1344H-POD
ISBN: 978-1-4799-2752-4**

TABLE OF CONTENTS

A Low Power Continuous Time Band Pass Sigma Delta Modulator Using Linearity Enhanced OTA.....	1
<i>M. Sohel, K. Reddy, M. Naaz, M. Naseeb</i>	
Cascaded Load Inverter Configuration For Induction Cooking Application	7
<i>P. Kumar, N. Vishwanathan, B. Murthy</i>	
A New Approach To Fast Tracking And Low Cost Single Exponential Model Photovoltaic System	13
<i>V. Kolluru, K. Mahapatra, B. Subudhi</i>	
Modeling Of Redundancy Analyzer In BISR For RAM	18
<i>R. Sujana, M. Rani</i>	
A 4.2 GS/s 4-Bit ADC In 45nm CMOS Technology.....	24
<i>M. Kumar, S. Varshney</i>	
Implementation Of A Full Adder Circuit With New Full Swing Ex-OR/Ex-NOR Gate	29
<i>S. Musala, B. Reddy</i>	
A Power Gating GALS Interface Implementation.....	34
<i>A. Rajakumari, N. Sharma, K. Kishore, V. Petta</i>	
A High Gain, High CMRR Two-Stage Fully Differential Amplifier Using GmId Technique For Bio-Medical Applications	40
<i>K. Abhilash, S. Bose, A. Gupta</i>	
2:1 Multiplexer Based Design For Ternary Logic Circuits.....	46
<i>C. Vudadha, S. Katragadda, S. Phaneendra</i>	
Modeling And Simulation Of Static Var Compensator To Enhance The Power System Security	52
<i>V. Padmavathi, S. Sahu, A. Jayalaxmi</i>	
High Voltage LDMOSFET Modeling Using BSIM6 As Intrinsic-MOS Model.....	56
<i>J. Sahoo, H. Agarwal, C. Yadav, P. Kushwaha, S. Khandelwal, R. Gillon, Y. Chauhan</i>	
Simulation & Analysis Of Different Parameters Of Various Levels Of Cascaded H Bridge Multilevel Inverter.....	62
<i>H. Javvaji, B. Basavaraja</i>	
BCI Controller Based On Imagery Activity Using Shortest Path Algorithm	68
<i>D. HariKrishna, N. Jagadeesh, L. Pasha, T. Savithri</i>	
Power Efficient Reconfigurable Charge Pump For Micro Scale Energy Harvesting	73
<i>A. Gupta, A. Joshi, V. Gajare, H. Ghanshyam, A. Dutta</i>	
Robust, Ultra Fast Data Sensing Technique For Low Power Asymmetrical SRAM With Self-Shut-Off Feature.....	77
<i>B. Reniwal, S. Vishvakarma, D. Dwivedi</i>	
Analysis Of Induction Generators And Advanced Power Electronic Converters For Wind Energy Conversion Technology	83
<i>K. Raj, R. Rao</i>	
Modeling And Simulation Of 8/6 Pole Switched Reluctance Motor With Closed Loop Speed Control.....	89
<i>M. Kumar, G. Murthy</i>	
An Efficient Shielding Effectiveness Analysis Of Rectangular Box Perforated With Numerous Apertures By Transmission Line Model.....	96
<i>G. Kameswari, V. Gopi, B. Kumar, P. Jayasree</i>	
Impact Of Channel Length & Oxide Thickness Variation In An Asymmetric SGOI-TFET	103
<i>S. Chander, S. Baishya</i>	
Frequency Compensation In Two-Stage Operational Amplifiers For Achieving High 3-dB Bandwidth	107
<i>S. Malhotra, A. Mishra, B. Rakesh, A. Gupta</i>	
Effect Of Particles And Contaminants On The Static Response Of A Rectangular MEMS Diaphragm Due To Adverse Clean Room Environment - Simulation Studies	111
<i>S. Vutla, P. Patnaik, K. Ramaswamy, S. Regalla, M. Srinivas</i>	
An Image Representation Scheme By Hybrid Compressive Sensing	114
<i>V. Pavithra, R. Devi</i>	
Design Of Programmable Op-Amps With Minimized DC Variations At Output.....	120
<i>M. Jahangir, C. Paidimarry</i>	
A Fixed Width Scheme For Reconfigurable Recursive Multipliers	126
<i>K. Sashank, S. Ahmed</i>	
Optimal Positioning Of Superconducting Fault Current Limiter In Smart Grid Applications.....	131
<i>K. Mahender, B. Subhash</i>	

A Modified CDMA Scheme Based NoC Architecture For Complex SoC Applications.....	137
<i>T. Vamshi, T. Savithri</i>	
A Novel Concurrent BIST Architecture For Register Based Recording And Windowed Playback	143
<i>M. Raheem, K. Kailas</i>	
Modeling Of DC-DC Boost Converter Using Fuzzy Logic Controller For Solar Energy System Applications.....	147
<i>T. Haripriya, A. Parimi, U. Rao</i>	
An Enhanced Recycling Folded Cascode OTA With A Positive Feedback.....	153
<i>P. Patra, P. Jha, A. Dutta</i>	
A Gaussian Mixture Model With Gaussian Weight Learning Rate And Foreground Detection Using Neighbourhood Corelation.....	158
<i>D. Panda, S. Meher</i>	
Real Time Implementation Of Digital Filter On Control Strategy Of DSTATCOM For Load Compensation Under Distorted Utility Condition	164
<i>G. Sahu, K. Mahapatra</i>	
A Provably Good Performance Centric NoC Topology	170
<i>T. Das, P. Ghosal</i>	
A Surface Potential Based Model For GaN HEMTs.....	175
<i>S. Agnihotri, S. Ghosh, A. Dasgupta, Y. Chauhan, S. Khandelwal</i>	
Performance Evaluation Of Different Routing Algorithms In Network On Chip	180
<i>J. Singh, A. Swain, T. Reddy, K. Mahapatra</i>	
Design, Analysis, And Modelling Of A MEMS Capacitive Microphone For Integration Into CMOS Circuits	186
<i>J. Ahmadnejad, B. Ganji, A. Nemati</i>	
An Efficient RNS-FIR Filter Implementation Using The Moduli Set {$2^k - 1, 2^k, 2^{k-1} - 1$}	191
<i>S. Kotha, A. Singhvi, S. Sahoo</i>	
DWT-Arnold Transform Based Audio Watermarking	196
<i>N. Lalitha, S. Rao, P. JayaSree</i>	
Design Of Subthreshold Wide Band Down Conversion Mixer	200
<i>N. Gupta, A. Kumar, A. Dutta, S. Singh</i>	
Gaussian Filter Approximation Using Levin's Transformation For Implementation In Analog Domain	204
<i>G. Makkena, K. Abhilash, B. Srinivas</i>	
A Low Power Preamplifier Latch Based Comparator Using 180nm CMOS Technology	208
<i>S. Tabassum, A. Bekal, M. Goswami</i>	
Voltage Quality Improvement And Harmonic Mitigation Using Custom Power Devices: DVR And Hybrid Filters.....	213
<i>M. Sharanya, B. Basavaraja, M. Sasikala</i>	
Design Of Optimized Arithmetic Circuits For Multiplier Realization.....	219
<i>S. Veeramachaneni, M. Srinivas</i>	
FPGA Based Accelerated Orientation Calculation In SIFT Using LUTs	225
<i>K. Agrawal, S. Chowdhury</i>	
A Low Jitter Wide Tuning Range Phase Locked Loop With Low Power Consumption In 180nm CMOS Technology	228
<i>S. Aditya, S. Moorthi</i>	
A MIMO SFBC OFDM Scheme For Transmission Of Watermarked Medical Images Over Frequency-Selective Fading Channels	233
<i>P. Korrai, M. Swamy, K. Rao</i>	
Hardware Implementation Of Enhancement Of Retinal Fundus Image Using Simulink	239
<i>V. Sree, P. Rao</i>	
Improved Internal Model Controller Design To Control Speed And Torque Surges For Wind Turbine Driven Permanent Magnet Synchronous Greenerator	245
<i>D. Ananth, G. Kumar, P. Sobhan, P. Rao, N. Raju</i>	
Enhanced Energy Detection And Moving Average Thresholding For Cognitive Femtocell Networks.....	250
<i>M. Kaushik, T. Sai, Y. Yoganandam</i>	
Improved Seam Carving For Content-Aware Image Retargeting.....	254
<i>Z. Zhang, B. Kang, H. Li</i>	
Ultra Wide Band Low Noise Amplifier.....	258
<i>A. Ramanjaneyulu, M. Srikanth, K. Kumar</i>	
A Comb-Type Pilot Symbol Aided Channel Estimation For STBC Based OFDM System Over Frequency Selective Channel.....	262
<i>J. Patra, P. Singh</i>	

A New Design Technique Of OTA Based M-ary Modulator And Demodulator	268
<i>R. Das, S. Tamang, M. Bhanja, K. Ghosh, B. Ray</i>	
RADAR Cross Section For Arbitrary And Complex Objects	273
<i>C. Datta, P. Teja, P. Rao, G. Prasad</i>	
Free-Band Detection From Spectrum Sensing And Analysis	280
<i>M. Kaushik, P. Kalyan, A. Parulekar, Y. Yoganandam</i>	
32/28nm Educational Design Kit: Capabilities, Deployment And Future	284
<i>R. Goldman, K. Bartleson, T. Wood, K. Kranen, V. Melikyan, E. Babayan</i>	
Author Index	