

2013 5th IEEE International Memory Workshop

(IMW 2013)

**Monterey, California, USA
26-29 May 2013**



**IEEE Catalog Number: CFP13NOV-POD
ISBN: 978-1-4673-6168-2**

Table of Contents

Session #1

| | |
|---|-----------|
| Device Considerations of Planar NAND Flash Memory for Extending Towards Sub-20nm Regime | 1 |
| <i>Youngwoo Park and Jaeduk Lee</i> | |
| Engineering a Planar NAND Cell Scalable to 20nm and Beyond | 5 |
| <i>Nirmal Ramaswamy, Srivardhan Gowda, Arnaud Furnemont, Thomas Graettinger, Giuseppina Puzzilli, Haitao Liu, Changhan Kim, Krishna Parat and Kirk Prall</i> | |
| Advancement in Charge-Trap Flash Memory Technology | 9 |
| <i>Saied Tehrani, James Pak, Mark Randolph, Yu Sun, Sameer Haddad, Eduardo Maayan and Yoram Betser</i> | |
| Phase Change Memories Have Taken the Field | 13 |
| <i>Roberto Bez, Paolo Cappelletti, Giorgio Servalli and Agostino Pirovano</i> | |
| Device Performance in a Fully Functional 800MHz DDR3 Spin Torque Magnetic Random Access Memory | 17 |
| <i>J. Janesky, N. D. Rizzo, D. Houssameddine, R. Whig, F. B. Mancoff, M. DeHerrera, J. J. Sun, M. Schneider, H. J. Chia, S. Aggarwal, K. Nagel, S. Deshpande, T. Andre, S. Alam, C. H. Tan, J. M. Slaughter, S. Hellmold, and P. LoPresti</i> | |
| Memory Scaling: A Systems Architecture Perspective | 21 |
| <i>Onur Mutlu</i> | |

Session #2

| | |
|---|-----------|
| 90nm WAl₂O₃/TiW/Cu 1T1R CBRAM Cell Showing Low-Power, Fast and Disturb-Free Operation | 26 |
| <i>A. Belmonte, W. Kim, B. T. Chan, N. Heylen, A. Fantini, M. Houssa, M. Jurczak and L. Goux</i> | |
| Intrinsic Switching Variability in HfO₂ RRAM | 30 |
| <i>A. Fantini, L. Goux, R. Degraeve, D. J. Wouters, N. Raghavan, G. Kar, A. Belmonte, Y.-Y. Chen, B. Govoreanu and M. Jurczak</i> | |
| Consideration of Conductive Filament for Realization of Low-Current and Highly-Reliable TaOx ReRAM | 34 |
| <i>R. Yasuhara, T. Ninomiya, S. Muraoka, Z. Wei, K. Katayama and T. Takagi</i> | |
| Variability and Failure of Set Process in HfO₂ RRAM | 38 |
| <i>S. Balatti, S. Ambrogio, D. Ielmini and D. C. Gilmer</i> | |

Session #3

| | |
|---|-----------|
| Highly Reliable ReRAM Technology with Encapsulation Process for 20nm and Beyond | 42 |
| <i>Dong-Jun Seong, Min Kyu Yang, Hyunsu Ju, Jung Moo Lee, Eunmi Kim, Seungjae Jung, Jinwoo Lee, Gun Hwan Kim, Seol Choi, Lijie Zhang, Seong-Geon Park, Youn Seon Kang, In-Gyu Baek, Jungdal Choi, Ho-Kyu Kang and Eunseung Jung</i> | |
| Stability Conditioning to Enhance Read Stability 10x in 50nm AlxOy ReRAM | 44 |
| <i>Tomoko Ogura Iwasaki, Sheyang Ning and Ken Takeuchi</i> | |

Table of Contents

| | |
|--|----|
| Performance and Reliability of Ultra-Thin HfO₂-Based RRAM (UTO-RRAM) | 48 |
| <i>B. Govoreanu, A. Ajaykumar, H. Lipowicz, Y.-Y. Chen, J.-C. Liu, R. Degraeve, L. Zhang, S. Clima, L. Goux, I. P. Radu, A. Fantini, N. Raghavan, G.-S. Kar, W. Kim, A. Redolfi, D. J. Wouters, L. Altimime and M. Jurczak</i> | |
| Modeling the Effects of Different Forming Conditions on RRAM Conductive Filament Stability | 52 |
| <i>B. Butcher, G. Bersuker, L. Vandelli, A. Padovani, L. Larcher, A. Kalantarian, R. Geer and D. C. Gilmer</i> | |
| Write Stress Reduction in 50nm AlxOy ReRAM Improves Endurance 1.4×and Write Time, Energy by 17% | 56 |
| <i>Sheyang Ning, Tomoko Ogura Iwasaki and Ken Takeuchi</i> | |

Session #4

| | |
|---|----|
| Highly Scalable and Manufacturable Heterogeneous Charge Trap NAND Technology | 60 |
| <i>S. Haddad, S. Fang, K. Chang, S. Shetty, C. Chen, U. Kim, T. Fang, S. Ortiz, T. Thurgate, M. Ramsbey, I. Kang, M. Janai, J. Neo, P. K. Singh, G. Nagatani, A. Samqui, R. Sugino, A. Hui, F. Tsai, S. Bell, D. Matsumoto, C. Gabriel, Y. Sun, J. Pak and S. Tehrani</i> | |
| SCM Capacity and NAND Over-Provisioning Requirements for SCM/NAND Flash Hybrid Enterprise SSD | 64 |
| <i>Chao Sun, Kousuke Miyaji, Koh Johguchi and Ken Takeuchi</i> | |
| A Novel Multilayer Inter-Gate Dielectric Enabling up to 18V Program / Erase Window for Planar NAND Flash | 68 |
| <i>L. Breuil, J. Lisoni, P. Blomme, G. Van den bosch and J. Van Houdt</i> | |
| Channel Coupling Phenomenon as Scaling Barrier of NAND Flash Memory beyond 20nm Node | 72 |
| <i>ChangHyun Lee, Jiyeong Hwang, Albert Fayrushin, Hyunjung Kim, Byoungkeun Son, Youngwoo Park, Gyoyoung Jin and Eunseung Jung</i> | |

Session #5

| | |
|--|----|
| Circuit Techniques in Realizing Voltage-Generator-Less STT MRAM Suitable for Normally-Off-Type Non-Volatile L2 Cache Memory | 76 |
| <i>A. Kawasumi, K. Kushida, H. Hara, K. Abe, K. Ikegami, H. Noguchi, E. Kitagawa, C. Kamata, Y. Unekawa, S. Kashiwada, Y. Kato, D. Saida, N. Shimomura, J. Ito and S. Fujita</i> | |
| A 1-Mb STT-MRAM with Zero-Array Standby Power and 1.5-ns Quick Wake-Up by 8-b Fine-Grained Power Gating | 80 |
| <i>Takashi Ohsawa, Shoji Ikeda, Takahiro Hanyu, Hideo Ohno and Tetsuo Endoh</i> | |
| MRAM with Soft Reference Layer: In-Stack Combination of Memory and Logic Functions | 84 |
| <i>Q. Stainer, L. Lombard, K. Mackay, R. C. Sousa, I. L. Prejbeanu and B. Dieny</i> | |
| Low-Power Robust Complementary Polarizer STT-MRAM (CPSTT) for On-Chip Caches | 88 |
| <i>Xuanyao Fong and Kaushik Roy</i> | |

Table of Contents

Session #6

| | |
|--|------------|
| Simulation of Polarity Independent RESET in Electrochemical Metallization Memory Cells | 92 |
| <i>S. Menzel, I. Valov, R. Waser, N. Adler, J. van den Hurk and S. Tappertzhofen</i> | |
| On Disturb Immunity and P/E Kinetics of Sb-Doped GeS₂/Ag Conductive Bridge Memories | 96 |
| <i>F. Longnos, E. Vianello, G. Molas, G. Palma, E. Souchier, C. Carabasse, M. Bernard, B. De Salvo, D. Bretegnier and J. Liebault</i> | |
| Reliable MLC Data Storage and Retention in Phase-Change Memory after Endurance Cycling | 100 |
| <i>H. Pozidis, N. Papandreou, A. Sebastian, T. Mittelholzer, M. BrightSky, C. Lam and E. Eleftheriou</i> | |
| Write Voltage and Read Reference Current Generator for Multi-Level Ge₂Sb₂Te₅-Based Phase Change Memories with Temperature Characteristics Tracking | 104 |
| <i>Koh Johguchi, Toru Egami, Kousuke Miyaji and Ken Takeuchi</i> | |

Session #7

| | |
|--|------------|
| Visualization on Charge Distribution Behavior in Thickness-Scalable HfO₂ Trapping Layer by In-Situ Electron Holography and Kelvin Probe Force Microscopy Technology | 108 |
| <i>Yulong Han, Zongliang Huo, Xiaonan Yang, Xinkai Li, Yuan Yao, Richeng Yu, Guoxing Chen, Dong Zhang, Chenjie Wang, Ziyu Liu, Tianchun Ye and Ming Liu</i> | |
| Analysis of Resistance Variations and Variance-Aware Read Circuit for Cross-Point ReRAM | 112 |
| <i>Jae-Koo Park, Sang-Yun Kim, Jong-Min Baek, Dong-Jin Seo, Jung-Hoon Chun and Kee-Won Kwon</i> | |
| Temperature Impact (Up to 200 °C) on Performance and Reliability of HfO₂-Based RRAMs | 116 |
| <i>T. Cabout, L. Perniola, V. Jousseau, H. Grampeix, O. Pirrotta, A. Padovani, L. Larcher, J. F. Nodin, A. Toffoli, M. Guillermet, E. Jalaguier, E. Vianello, G. Molas, G. Reimbold, B. De Salvo, T. Diokh, P. Candelier, M. Bocquet and C. Muller</i> | |
| High-Density WO_x-Based RRAM with a W-Doped AlO_x Insertion Layer | 120 |
| <i>Yue Bai, Ye Zhang, Huaqiang Wu and He Qian</i> | |

Session #8

| | |
|--|------------|
| A 55-nm, 0.86-Volt Operation, 125MHz High Speed, 75uA/MHz Low Power, Wide Voltage Supply Range 2M-Bit Split-Gate Embedded Flash..... | 124 |
| <i>Caleb Yu-Sheng Cho, J. C. Wang, Y. F. Lin and Y. D. Chih, Sreedhar Natarajan</i> | |
| Low-Power Ferroelectric Random Access Memory Embedded in 180nm Analog Friendly CMOS Technology | 128 |
| <i>K. R. Udayakumar, T. San, J. Rodriguez, S. Chevacharoenkul, D. Frystak, J. Rodriguez-Latorre, C. Zhou, M. Ball, P. Ndai, S. Madan, H. McAdams, S. Summerfelt and T. Moise</i> | |
| A Logic-Based Embedded DRAM with Novel Cell Structure and Dynamically Adaptive Refresh for Long Data Retention, Zero Data Availability Penalty and High Yield | 132 |
| <i>X. Y. Xue, C. Meng, C. L. Dong, B. Chen, Y. Y. Lin, R. Huang, Q. T. Zou and J. G. Wu</i> | |
| Fabrication and Validation of A2RAM Memory Cells on SOI and Bulk Substrates | 135 |
| <i>N. Rodriguez, F. Gamiz, C. Marquez, C. Navarro, F. Andrieu, O. Faynot and S. Cristoloveanu</i> | |

Table of Contents

Session #9

- Increasing VG-Type 3D NAND Flash Cell Density by Using Ultra-Thin Poly-Silicon Channels 139**
Teng-Hao Yeh, Pei-Ying Du, Tzu-Hsuan Hsu, Wei-Chen Chen, Hang-Ting Lue, Yen-Hao Shih, Yu-De Huang, Han-Hui Hsu, Lo-Yueh Lin, Ya-Chin King, Tahone Yang and Chih-Yuan Lu
- Study of Hot-Electron Assisted Programming for Split-Page 3D Vertical Gate (VG) NAND Flash 143**
Kuo-Pin Chang, Hang-Ting Lue, Chih-Shen Chang, Wen-Wei Yeh, Chih-Chang Hsieh, Yi-Hsuan Hsiao, Yen-Hao Shih and Chih-Yuan Lu
- Modeling and Optimization of the Chip Level Program Disturbance of 3D NAND Flash Memory 147**
HyunSeung Yoo, EunSeok Choi, JungSeok Oh, KyoungJin Park, SungWook Jung, SeHoon Kim, KeonSoo Shim, HanSoo Joo, SungWook Jung, KwangSun Jeon, MoonSik Seo, YoonSoo Jang, SangBum Lee, JuYeab Lee, SangHyun Oh, GyuSeog Cho, SungKye Park, SeokKiu Lee and SungJo Hong

Session #10

- Innovative Schemes to Improve Reliability and Density of Horizontal and Vertical Channel 3D Flash 151**
Antonio Arreghini, Geert Van den bosch and Jan Van Houdt
- Analysis of Vertical Cross-Point Resistive Memory (VRRAM) for 3D RRAM Design 155**
Leqi Zhang, Stefan Cosemans, Dirk J. Wouters, Bogdan Govoreanu, Guido Groeseneken, and Malgorzata Jurczak
- Vertical Polysilicon Pinch-Off FET for 3D Memory Technology: Feasibility and Electrical Performance 159**
Gabriele Congedo, Maria Toledano-Luque, Antonio Arreghini, Gouri Sankar Kar, Baojun Tang, Robin Degraeve, Steven Van Aerde, Woosik Kim, Geert Van den bosch and Jan Van Houdt

Poster Papers

- A 58nm Gate Length 512Mb B4-Flash Memory - Verification of Excellent Scalability of B4-Flash Memory 163**
S. Shimizu, S. Shukuri, T. Ogura, N. Ajika, H. Arai, K. Kobayashi, M. Nakashima, K. Iwamoto, G. Morikawa, B. Tanaka, M. Toyonaga, H. Takeda, K. Wada and M. Mifuji
- Towards DRAM-Flash Hybrid: Dual-Speed Low-Voltage Ferroelectric and Charge Memory 166**
Shantanu R. Rajwade, Kshitij Auluck, Krishna Jayant, Taro A. Naoi, R. B. van Dover and Edwin C. Kan
- Nonvolatile Runtime-Reconfigurable FPGA Secured through MRAM-Based Periodic Refresh 170**
Olivier Gonçalves, Guillaume Prenat, Grégory Di Pendina, Christophe Layer and Bernard Diény
- Room Temperature Fabricated NbOx/Nb2O5 Memory Switching Device with Threshold Switching Effect 174**
Hannes Mähne, Helge Wylezich, Stefan Slesazeck, Thomas Mikolajick, Jozef Vesely, Volker Klemm and David Rafaja
- A Bipolar RRAM Selector with Designable Polarity Dependent On-Voltage Asymmetry 178**
S. Lashkare, P. Karkare, P. Bafna, M. V. S. Raju, J. Schulze, S. Chopra, V. S. S. Srinivasan, S. Lodha and U. Ganguly

Table of Contents

| | |
|--|------------------|
| Self-Rectifying Bistable Resistor for Advanced Memory Application | 182 |
| <i>H. B. Lv, Q. Liu, Y. T. Li, M. Wang, X. Y. Liu, H. T. Sun, H. W. Xie, X. Y. Yang, Z. L. Huo, S. B. Long and M. Liu</i> | |
| Novel Self-Compliance Bipolar 1D1R Memory Device for High-Density RRAM Application | 184 |
| <i>Y. T. Li, S. B. Long, H. B. Lv, Q. Liu, M. Wang, H. W. Xie, K. W. Zhang, X. Y. Yang and M. Liu</i> | |
| A 3Bit/Cell Nonvolatile Memory with Crystalline In-Ga-Zn-O TFT | 188 |
| <i>Shuhei Nagatsuka, Takanori Matsuzaki, Hiroki Inoue, Takahiko Ishizu, Tatsuya Onuki, Yoshinori Ando, Kosei Nei, Hidekazu Miyairi, Tomoaki Atsumi, Yutaka Shionoiri, Kiyoshi Kato, Takashi Okuda, Jun Koyama and Shunpei Yamazaki</i> | |
| GaP Source-Drain Vertical Transistor on Bulk Silicon for 1-Transistor DRAM Application | 192 |
| <i>Ashish Pal, Krishna C. Saraswat, Aneesh Nainani, Zhiyuan Ye, Xinyu Bao and Errol Sanchez</i> | |
| B4-Flash Memory with One Million Cycling Endurance - Suitable for Extremely High End SSD Applications | 196 |
| <i>S. Shukuri, M. Katsumata, S. Shimizu, N. Ajika, T. Ogura, H. Miyagawa, Y. Kasuta, K. Kobayashi and M. Nakashima</i> | |
| A Scalable, Low Voltage, Low Cost SONOS Memory Technology for Embedded NVM Applications | 199 |
| <i>K. Ramkumar, I. Kouznetsov, V. Prabhakar, K. Shakeri, X. Yu, P. C. Shih, C. C. Huang, H. C. Lee, S. H. Wu, J. H. Gao, Y. Yang, L. Hinh, S. Lee, S. Samanta, H. M. Shih, S. Geha and Y. K. Sheu</i> | |
| Analysis of Vertical Location and Bandgap Energy Distribution of Trapped Charges on P-Type SONOS NeoFlash® after Program/Erase Cycling | 203 |
| <i>Chao-Wei Kuo, Chia-Jung Hsu, Chun-Yuan Lo, Jui-Min Kuo, Wei-Min Lee, Cheng-Yen Shen, and Wein-Town Sun</i> | |
| Author Index | follows page 206 |