

2014 15th International Symposium on Quality Electronic Design

(ISQED 2014)

**Santa Clara, California, USA
3-5 March 2014**



IEEE Catalog Number: CFP14250-POD
ISBN: 978-1-4799-3947-3

TABLE OF CONTENTS

INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN

Welcome to ISQED 2014	iii
Best Paper Awards	iv
Committees	v
Sessions at a Glance	

SESSION 1A: Memory Circuits and Systems

Chair: Stephen Heinrich-Barna, Texas Instruments

Co-Chair: Saibal Mukhopadhyay, Georgia Tech

A Reverse Write Assist Circuit for SRAM Dynamic Write V_{MIN} Tracking using Canary SRAMs	1
Arijit Banerjee ¹ , Mahmut E. Sinangil ² , John Poulton ² , C. Thomas Gray ² , Benton H. Calhoun ¹ ¹ University of Virginia, ² NVIDIA	
Exploiting Static and Dynamic Locality of Timing Errors in Robust L1 Cache Design	9
Hu Chen, Sanghamitra Roy, Koushik Chakraborty Utah State University	
A 40-nm Resilient Cache Memory for Dynamic Variation Tolerance with Bit-Enhancing Memory and On-Chip Diagnosis Structures Delivering $\times 91$ Failure Rate Improvement	6
Yohei Nakata ¹ , Yuta Kimi ¹ , Shunsuke Okumura ¹ , Jinwook Jung ¹ , Takuya Sawada ¹ , Taku Toshikawa ¹ , Makoto Nagata ^{1,2} , Hirofumi Nakano ³ , Makoto Yabuuchi ³ , Hidehiro Fujiwara ³ , Koji Nii ³ , Hiroyuki Kawai ³ , Hiroshi Kawaguchi ¹ , Masahiko Yoshimoto ^{1,2} ¹ Kobe University, ² JST CREST, ³ Renesas Electronics Corporation	
40nm Ultra-low Leakage SRAM at 170 deg.C Operation for Embedded Flash MCU	24
Yoshisato Yokoyama, Yuichiro Ishii, Hidemitsu Kojima, Atsushi Miyanishi, Yoshiki Tsujihashi, Shinobu Asayama, Kazutoshi Shiba, Koji Tanaka, Tatsuya Fukuda, Koji Nii, Kazumasa Yanagisawa Renesas Electronics Corporation	
Impact of Proactive Reconfiguration Technique on Vmin and Lifetime of SRAM Caches	32
Peyman Pouyan, Esteva Amat, Enrique Barajas, Antonio Rubio UPC Barcelona Tech	

SESSION 1B: Advanced Techniques for System-level Analysis

Chair: James Lei, Omnivision

Modeling, Design and Verification Platform using SystemC AMS	39
Yao Li, Ramy Iskander, Marie-Minerve Lou�rat UPMC-LIP6	
On Application of One-class SVM to Reverse Engineering-Based Hardware Trojan Detection	47
Chongxi Bao ¹ , Domenic Forte ² , Ankur Srivastava ¹ ¹ University of Maryland, ² University of Connecticut	
Employing a Timed Colored Petri Net to Accomplish an Accurate Model for Network-on-Chip Performance Evaluation	55
Jarbas Silveira ¹ , Paulo Cortez ¹ , Giovanni Barroso ² , C�sar Marcon ³ ¹ LESC-DETI / UFC, ² UFC, ³ PPGCC / PUCRS	
Integrated Particle Swarm Optimization (<i>i</i>-PSO): An Adaptive Design Space Exploration Framework for Power-Performance Tradeoff in Architectural Synthesis	60
Anirban Sengupta and Vipul Kumar Mishra Indian Institute of Technology - IIT Indore	
Modeling and Analysis of System Stability in a Distributed Power Delivery Network with Embedded Digital Linear Regulators	68
Saad Bin Nasir, Youngtak Lee, Arijit Raychowdhury Georgia Institute of Technology	

SESSION 1C: Network on a Chip and Multi-core Systems

Chair: Rajesh Berigei, Texas Instruments

Co-Chair: Jose Matos, University of Porto, Portugal

An Application-Aware Heterogeneous Prioritization Framework for NoC-based Chip Multiprocessors	76
Tejasi Pimpalkhute and Sudeep Pasricha Colorado State University	
Adding Virtualization Support in MIPS 4Kc-based MPSoCs	84
Alexandra Aguiar, Carlos Moratelli, Marcos Sartori, Fabiano Hessel PUCRS	
HELIX: Design and Synthesis of Hybrid Nanophotonic Application-Specific Network-On-Chip Architectures	91
Shirish Bahirat and Sudeep Pasricha Colorado State University	
An Analytical Approach to System-level Variation Analysis and Optimization for Multi-core Processors	99
Chenyun Pan, Saibal Mukhopadhyay, Azad Naeemi Georgia Institute of Technology	
Heterogeneity Exploration for Peak Temperature Reduction on Multi-Core Platforms	107
Tianyi Wang ¹ , Ming Fan ¹ , Gang Quan ¹ , Shangping Ren ² ¹ Florida International University, ² Illinois Institute of Technology	

SESSION 2A: Validation and SOC Verification

Chair: Sreejit Chakravarty, LSI Corporation

Co-Chair: Senthil Arasu, Broadcom

Efficient Post-Silicon Validation via Segmentation of Process Variation Envelope – Global vs Local Variations	115
Prasanjeet Das ¹ and Sandeep Gupta ² ¹ Oracle America Inc., ² University of Southern California	
Protection of Muller-Pipelines from Transient Faults	123
Syed Rameez Naqvi, Jakob Lechner, Andreas Steininger Vienna University of Technology	
Runtime Fault Recovery Protocol for NoC-based MPSoCs	132
Eduardo Wachter, Augusto Erichsen, Leonardo Juracy, Alexandre Amory, Fernando Moraes PUCRS	
Concurrency-Oriented SoC Re-Certification by Reusing Block-Level Test Vectors	140
Hsuan-Ming Chou, Hong-Chang Wu, Yi-Chiao Chen, Shih-Chieh Chang National Tsing Hua University	
Efficient Trace Signal Selection using Augmentation and ILP Techniques	148
Kamran Rahmani ¹ , Prabhat Mishra ¹ , Sandip Ray ² ¹ University of Florida, ² Intel Corporation	
Directed Test Generation for Hybrid Systems	156
Sudhi Proch and Prabhat Mishra University Of Florida	

SESSION 2B: Package and 3-D Integration

Chair: Farhang Yazdani, Broadpak

Co-Chair: Srinivas Bodapati, Intel

Temperature-Aware Runtime Power Management for Chip-Multiprocessors with 3-D Stacked Cache	163
Kyungsu Kang ¹ , Giovanni De Micheli ² , Seunghan Lee ³ , Chong-Min Kyung ³ ¹ Samsung, ² EPFL ³ KAIST	
Efficient Region-Aware P/G TSV Planning for 3D ICs	171
Song Yao ¹ , Xiaoming Chen ¹ , Yu Wang ¹ , Yuchun Ma ¹ , Yuan Xie ² , Huazhong Yang ¹ ¹ Tsinghua University, ² Pennsylvania State University	
3D-ICs with Self-Healing Capability for Thermal Effects in RF Circuits	179
Abhilash Goyal ¹ , Madhavan Swaminathan ² , Abhijit Chatterjee ² ¹ San Jose State Univ, ² Georgia Tech	
Comparative Analysis of Clock Distribution Networks for TSV-based 3D IC Designs	184
Mir Mohammad Navidi and Gyung-Su Byun West Virginia University	

Delay and Power Optimization with TSV-aware 3D Floorplanning	189
Mohammad Ahmed and Malgorzata Chrzanowska-Jeske Portland State University	
Runtime 3-D Stacked Cache Data Management for Energy Minimization of 3-D Chip-Multiprocessors	197
Seunghan Lee ¹ , Kyungsu Kang ² , Jongpil Jung ¹ , Chong-Min Kyung ¹ ¹ Korea Advanced Institute of Science and Technology, ² EPFL	

SESSION 2C: Manufacturing and Modeling Issues in Nanoscale CMOS

Chair: Brian Cline, ARM

Co-Chair: Srinu Krishnamoorthy, AMD

Statistical Methodology for Modeling Non-IID Memory Fails Events	205
Sabine Francis ¹ , Rouwaida Kanj ¹ , Rajiv Joshi ² , Ayman Kayssi ¹ , Ali Chehab ¹ ¹ American University of Beirut, ² IBM TJ Watson Labs	
Automated Shmoo Data Analysis: A Machine Learning Approach	212
Wei Wang..... Intel Corporation	
Double Patterning-Aware Detailed Routing with Mask Usage Balancing	219
Seong-I Lei ¹ , Chris Chu ² , Wai-Kei Mak ¹ ¹ National Tsing Hua University, ² Iowa State University	
Design of Radiation Hardened Wide Tuning Range CMOS Oscillators	224
Sharayu Jagtap, Sivaramakrishna R, Shalabh Gupta Indian Institute of Technology Bombay	
Computer Simulation of Radiation-Induced Clock-Perturbation in Phase-Locked Loop with Analog Behavioral Model	230
Tomohiro Fujita ¹ , SinNyoung Kim ² , Hidetoshi Onodera ² ¹ Ritsumeikan University, ² Kyoto University	
Measuring SET Pulsewidths in Logic Gates using Digital Infrastructure	236
Varadan Savulimedu Veeravalli, Andreas Steining, Ulrich Schmid Vienna University of Technology	

SESSION 3A: Low Voltage and Low Power Design Methodologies

Chair: Visvesh Sathe, University of Washington Seattle

Co-Chair: Saibal Mukhopadhyay, Georgia Tech

Fast, Accurate Variation-Aware Path Timing Computation for Sub-threshold Circuits	243
Yanqing Zhang and Benton Calhoun University of Virginia	
An Improved Logical Effort Model and Framework Applied to Optimal Sizing of Circuits Operating in Multiple Supply Voltage Regimes	249
Xue Lin, Yanzhi Wang, Shahin Nazarian, Massoud Pedram..... University of Southern California	
Sub-threshold Custom Standard Cell Library Validation	257
Bo Liu ¹ , Maryam Ashouei ² , Tobias Gemmeke ² , Jose Pineda de Gyvez ¹ ¹ Technische Univ. Eindhoven, ¹ imec	
Power- and Area-Efficient Approximate Wallace Tree Multiplier for Error-Resilient Systems	263
Kartikeya Bhardwaj ¹ , Pravin Mane ¹ , Joerg Henkel ¹ ¹ BITS Pilani-Goa, ¹ Karlsruhe Institute of Technology	
Predictive Synchronization for DVFS-Enabled Multi-Processor Systems	270
Mark Buckler and Wayne Burleson UMass Amherst, AMD Research	

SESSION 3B: Systems Optimization

Chair: Sudeep Pasricha, Colorado State Univ

Co-Chair: Houman Homayoun, George Mason University

Ring-based Sharing Fabric for Efficient Pipelining of Kernel-Stream on CGRA-based Multi-Core Architecture	276
Heesun Kim, Seungyun Sohn, Yoonjin Kim Sookmyung Women's University	

Multi-Core Partitioned Scheduling for Fixed-Priority Periodic Real-Time Tasks with Enhanced RBound	284
Ming Fan ¹ , Qiushi Han ¹ , Gang Quan ¹ , Shangping Ren ² ¹ Florida International University, ² Illinois Institute of Technology	
Minimizing Clock Domain Crossing in Network on Chip Interconnect	292
Parag Kulkarni ¹ , Puneet Gupta ² , Rudy Beraha ³ ¹ Synopsys, ² UCLA, ³ Qualcomm	
Optimal Reliability-Constrained Overdrive Frequency Selection In Multicore Systems	300
Andrew B. Kahng and Siddhartha Nath..... University of California, San Diego	
RTL Datapath Optimization Using System-level Transformations	309
Samaneh Ghandali ¹ , Bijan Alizadeh ¹ , Masahiro Fujita ² , Zainalabedin Navabi ¹ ¹ University of Tehran, ² University of Tokyo	

SESSION 3C: Novel Technologies and their Applications

Chair: Paul Tong, Pericom

Co-Chair: Bao Liu, University of Texas, San Antonio

Dual-sided Doped Memristor and Its SPICE Modeling for Improved Electrical Properties	317
Anup Shrivastava and Jawar Singh..... IIITDM, Jabalpur	
Linearly Separable Pattern Classification Using Memristive Crossbar Circuits	323
Komal Singh, Chitrakant Sahu, Jawar Singh Indian Institute of Information Technology Design and Manufacturing, Jabalpur	
Low-power Programmable-logic Array using Nonvolatile Complementary Atom Switch	330
Makoto Miyamura, Toshitsugu Sakamoto, Munehiro Tada, Naoki Banno, Koichi Okamoto, Noriyuki Iguchi, Hiromitsu Hada.....LEAP	
Volume Accumulated Double Gate Junctionless MOSFETs for Low Power Logic Technology Applications	335
Mukta Singh Parihar and Abhinav Kranti..... Indian Institute of Technology Indore	
Stack Sizing Analysis and Optimization for FinFET Logic Cells and Circuits Operating in the Sub/Near-Threshold Regime	341
Xue Lin, Yanzhi Wang, Massoud Pedram..... University of Southern California	

Poster Session and Mixer

Chair: Peter Wright, Synopsys

Co-Chair: Syed M Alam, Everspin Technologies

A Parallel Clustering Algorithm for Placement	349
Amir Momeni, Perhaad Mistry, David Kaeli..... Northeastern University	
An Optimization Algorithm for Simultaneous Routing and Buffer Insertion with Delay-Power Constraints in VLSI Layout Design	357
Chessda Uttraphan ¹ , Nasir Shaikh-Husin ² , Mohamed Khalil-Hani ² ¹ Universiti Tun Hussein Onn Malaysia, ² Universiti Teknologi Malaysia	
Kriging Bootstrapped Neural Network Training for Fast and Accurate Process Variation Analysis ..	365
Oghenekarho Okobiah, Saraju Mohanty, Elias Kougianos..... University of North Texas, Denton	

(seven pages skipped: 373 - 379)

Impedance Modeling of Intracortical Microelectrode for a Reliable Design of Brain Activity Recording System	380
Daniela De Venuto ¹ , Peter Ledochowitsch ² , Michel Maharabitz ² , Jan Rabaey ² ¹ Politecnico di Bari, ² University of California, Berkeley	

Direct Finite-Element-Based Solver for 3D-IC Thermal Analysis via H-Matrix Representation 386
 Ying Chi Li¹, Sheldon X.-D. Tan², Tan Yu², Xin Huang², Ngai Wong¹
¹The University of Hong Kong, ²University of California, Riverside

Compiler-Directed Leakage Energy Reduction for Instruction Scratch-Pad Memories 392
 Yijie Huangfu and Wei Zhang Virginia Commonwealth University

(eight pages skipped: 400 - 407)

A Framework for MPSoC Generation and Distributed Applications Evaluation 408
 Guilherme Machado de Castilhos¹, Eduardo Weber Wachter², Guilherme Afonso Madalozzo²,
 Augusto Gosmann Erichsen², Thiago Mânica Monteiro², Fernando Gehm Moraes²
¹Santa Cruz do Sul University, ²PUCRS

Architecture for Monitoring SET Propagation in 16-bit Sklansky Adder 412
 Varadan Savulimedu Veeravalli and Andreas Steininger Vienna University of Technology

**Towards More Reliable Embedded Systems through a Mechanism for Monitoring
 Driver Devices Communication** 420
 Rafael Melo Macieira, Edna Barros, Camila Ascendina CIn/UFPE

**Experimental Validation of Minimum Operating-voltage-estimation for
 Low Supply Voltage Circuits** 428
 Takashi Sato¹, Junya Kawashima¹, Hiroshi Tsutsui², Hiroyuki Ochi³
¹Kyoto University, ²Hokkaido University, ³Ritsumeikan University

**Application of Six-Sigma DMAIC Methodology in the Evaluation of Test Effectiveness:
 A Case Study for EDA Tools** 434
 Eman El Mandouh Mentor Graphics

Systematic Analyses for Latching Probability of Single-Event Transients 442
 Hoda Pahlevanzadeh and Qiaoyan Yu University of New Hampshire

(six pages skipped: 450 - 455)

SESSION 4A: Reliability and Aging

Chair: Rajiv Joshi, IBM

Co-Chair: Arijit Raychowdhury, Georgia Tech

Assessment of Reliability Impact on GHz Processors with Moderate Overdrive 456
 Mitsuhiko Igarashi, Hideki Aono, Hideaki Abe, Koji Shibutani, Kan Takeuchi
 Renesas Electronics Corporation

Study of IC Aging on Ring Oscillator Physical Unclonable Functions 461
 Dinesh Ganta and Leyla Nazhandali Virginia Tech

Circuit-level Approach to Improve the Temperature Reliability of Bi-stable PUFs 467
 Dinesh Ganta and Leyla Nazhandali Virginia Tech

Degradation Analysis of Datapath Logic Subblocks under NBTI Aging in FinFET Technology 473
 Halil Kukner^{1,2}, Moustafa Khatib¹, Sebastien Morrison¹, Pieter Weckx^{1,2}, Praveen Raghavan¹, Ben
 Kaczer¹, Francky Catthoor^{1,2}, Liesbet Van der Perre^{1,2}, Rudy Lauwereins^{1,2}, Guido Groeseneken^{1,2}
¹imec, ²Katholieke Universiteit Leuven

Fine Grained Wearout Sensing using Metastability Resolution Time 480
 Vikram Suresh and Wayne Burlison University of Massachusetts, Amherst

SESSION 4B: Advances in Timing Closure and Yield/Reliability Improvement

Chair: Vamsi Srikantam, Veloce Technologies

Methodology to Optimize Critical Node Separation in Hardened Flip-Flops	486
Sandeep Shambhulingaiah, Srivatsan Chellappa, Sushil Kumar, Lawrence Clark ..Arizona State University	
Asymmetric Aging of Clock Networks in Power Efficient Designs	4- 4
Senthil Arasu ¹ , Mehrdad Nourani ¹ , Frank Cano ² , John Carulli ² , Vijay Reddy ² ¹ University of Texas at Dallas, ² Texas Instruments Inc	
Post-Silicon Tunable Clock Buffer Allocation Based on Fast Chip Yield Computation) \$0
Hyungjung Seo and Taewhan Kim	
Seoul National University	
Timing Margin Recovery With Flexible Flip-Flop Timing Model) \$*
Andrew B. Kahng and Hyein Lee	
University of California, San Diego	
NOLO : A No-Loop, Predictive Useful Skew Methodology for Improved Timing in IC Implementation	5%4
Tuck-Boon Chan, Andrew B. Kahng, Jiajia Li.....	
University of California, San Diego	

SESSION 4C: New Ideas in Circuit Design

Chair: Miroslav Velev, Aries Design Automation

Co-Chair: Anand Iyer, AMD

Constructing Small-Signal Equivalent Impedances Using Ellipsoidal Norms	5&0
Sandeep Koranne	
Mentor Graphics Corporation	
Sense Amplifier Pass Transistor Logic For Energy Efficient and DPA-Resistant AES Circuit	5&7
Mehrdad Khatir and Ieyla Nazhandali.....	
Virginia Tech	
Assessing Uniqueness and Reliability of SRAM-based Physical Unclonable Functions from Silicon Measurements in 45-nm Bulk CMOS	5' 3
Hidehiro Fujiwara, Makoto Yabuuchi, Koji Nii.....	
Renesas Electronics Corporation	
TASSER: A Temperature-Aware Statistical Soft-Error-Rate Analysis Framework for Combinational Circuits	5' 9
Sung S.-Y. Hsueh, Ryan H.-M. Huang, Charles H.-P. Wen	
National Chiao Tung University	
PETS: Power and Energy Estimation Tool at System-Level	5(5
Santhosh Kumar Rethinagiri ¹ , Oscar Palomar ¹ , Osman Unsal ¹ , Adrian Cristal ¹ , Rabie Ben Atallah ² , Smail Niar ² ² Barcelona Supercomputing Center, ² University of Valenciennes	

SESSION 5A: Novel Technologies, Design & Modeling

Chair: Paul Tong, Pericom

Co-Chair: Bao Liu, University of Texas, San Antonio

Impact of FinFET Technology for Power Gating in Nano-Scale Design	5) 3
Keunwoo Kim ^{1,3} , Rouwaida Kanj ² , Rajiv Joshi ³ ¹ Samsung, ² American University Beirut, ³ IBM TJ Watson	
Avoiding Unnecessary Write Operations in STT-MRAM for Low Power Implementation	5) 8
Rajendra Bishnoi, Fabian Oboril, Mojtaba Ebrahimi, Mehdi Tahoori.....	
Karlsruhe Institute of Technology	
A Workload-Aware-Design of 3D-NAND Flash Memory for Enterprise SSDs	5* 4
Chao Sun ^{1,2} , Ayumi Soga ² , Takahiro Onagi ² , Koh Johguchi ² , Ken Takeuchi ² ¹ University of Tokyo, ² Chuo University	

(seven pages skipped: 5I 2 - 5I 8)

Statistical Process Variation Analysis of a Graphene FET based LC-VCO for WLAN Applications ...	5+9
Abir Khan, Saraju Mohanty, Elias Kougianos.....	
University of North Texas, Denton	

An Efficient Semi-Analytical Current Source Model for FinFET Devices in Near/Sub-Threshold Regime Considering Multiple Input Switching and Stack Effect.....	5, 5
Tiansong Cui, Shuang Chen, Yanzhi Wang, Shahin Nazarian, Massoud Pedram	
..... University of Southern California	

SESSION 5B: Assertion and Formal Verification Technologies

Chair: Srivatsa Vasudevan, Synopsys

Co-Chair: Abhilash Goyal, Oracle

Assertion-Based Verification for System-Level Designs	5- 2
Hassan Sohofi and Zainalabedin NavabiUniversity of Tehran	
Coverage of Compositional Property Sets under Reactive Constraints	5- 9
Binghao Bao, Jörg Bormann, Markus Wedler, Dominik Stoffel, Wolfgang Kunz	
..... University of Kaiserslautern	
Automated Methods for Eliminating X Bugs	* \$7
Kai-Hui Chang, Yen-Ting Liu, Chris Browy.....Avery Design Systems	
Specification and Formal Verification of Power Gating in Processors	6%4
Amir Masoud Gharehbaghi and Masahiro Fujita The University of Tokyo	
Formal Verification of Safety of Polymorphic Heterogeneous Multi-Core Architectures	6&1
Miroslav Velez and Ping Gao Aries Design Automation	
Simulation and Satisfiability Guided Counter-example Triage for RTL Design Debugging	6&8
Zissis Poulos ¹ , Yu-Shen Yang ² , Andreas Veneris ¹ , Bao Le ¹	
..... ¹ University Of Toronto, ² Advanced Micro Devices, Inc	

SESSION 5C: Thermal and Energy Considerations in Systems

Chair: Hai Li, University of Pittsburg

Co-Chair: Duo Liu, Chongqing University

FastSpot: Host-Compiled Thermal Estimation For Early Design Space Exploration	6' 5
Darshan Gandhi, Andreas Gerstlauer, Lizy John The University of Texas at Austin	
Maximizing Throughput of Power/Thermal-Constrained Processors by Balancing	
Power Consumption of Cores	6(3
Abhishek Sinkar, Hao Wang, Nam Sung Kim..... University of Wisconsin-Madison	
Building Energy-Efficient Multi-Level Cell STT-MRAM Based Cache Through	
Dynamic Data-Resistance Encoding	6(9
Ping Chi ¹ , Cong Xu ¹ , Xiaochun Zhu ² , Yuan Xie ¹ ¹ Pennsylvania State University, ² Qualcomm	
Thermal Hotspot Reduction in mm-Wave Wireless NoC Architectures	6) 5
Jacob Murray, Paul Wettin, Ryan Kim, Xinmin Yu, Partha Pande, Behrooz Shirazi, Deukhyoun Heo..... Washington State University	
Energy-Aware Scratch-Pad Memory Partitioning for Embedded Systems	6* 3
Florin Balasa ¹ , Noha Abuaesh ¹ , Cristian V. Gingu ² , Ilie I. Luican ³ , Doru V. Nasui ⁴	
..... ¹ American University in Cairo, ² Fermilab, ³ Microsoft, Inc., ⁴ American International Radio, Inc.	
Energy Efficient Job Scheduling in Single-ISA Heterogeneous Chip-Multiprocessors	6+0
Ying Zhang ¹ , Lide Duan ² , Bin Li ¹ , Lu Peng ¹ , Srinivasan Sadagopan ²	
..... ¹ Louisiana State University, ² AMD Corporation	

SESSION 6A: Advanced Circuit and System Methodologies

Chair: Charles Augustine, Intel

Co-Chair: Saibal Mukhopadhyay, Georgia Tech

- ULSNAP: An Ultra-Low Power Event-Driven Microcontroller for Sensor Network Nodes** 6+7
Carlos Tadeo Ortega Otero, Jonathan Tse, Robert Karmazin, Benjamin Hill, Rajit Manohar
..... Cornell University
- An Energy-Efficient Mobile PAM Memory Interface for Future 3D Stacked Mobile DRAMs** 6, 5
Majid Jalalifar and Gyung-Su Byun West Virginia University
- Rapid Prototype and Implementation of a High-Throughput and Flexible FFT
ASIP Based on LISA 2.0** 6- 1
Ting Chen¹, Xiaowei Pan², Hengzhu Liu¹, Tiebin Wu¹
.....¹National University of Defense Technology, ²Aachen University of Technology

(four pages skipped: 6J8 - ĩ €1)

- Tradeoffs Between RTO and RTZ in WCHB QDI Asynchronous Design** +\$2
Matheus Moreira¹, Julian Pontes², Ney Calazans¹¹PUCRS-FACIN, ²CEA-LETI

SESSION 6B: Power Grid Analysis and Issues

Chair: Rajan Beera, Pall Corporation

Co-Chair: Kamesh Gadepally, Texas Instruments

- Statistical Analysis of Process Variation Induced SRAM Electromigration Degradation** 7%0
Zhong Guan¹, Malgorzata Marek-Sadowska¹, Sani Nassif²
.....¹University of California, Santa Barbara, ²IBM Corp.
- Estimating True Worst Currents for Power Grid Electromigration Analysis** 7%8
Di-an Li and Malgorzata Marek-Sadowska University of California, Santa Barbara
- An Enlarged-Partition Based Preconditioned Iterative Solver for Parallel Power Grid Simulation** 7&5
Le Zhang and Vivek Sarin Texas A&M University
- A 3-D Fast Transform-Based Preconditioner for Large-Scale Power Grid Analysis
on Massively Parallel Architectures** 7' 3
Konstantis Daloukas, Nestor Evmorfopoulos, Panagiota Tsompanopoulou, George Stamoulis
..... University of Thessaly
- On Pattern Generation for Maximizing IR Drop** 7(1
Arunkumar Vijayakumar¹, Vinay C Patil¹, Girish Paladugu², Sandip Kundu¹
.....¹University of Massachusetts, Amherst, ²Advanced Micro Devices

SESSION 6C: Smart Sensors Design Technology

Chair: Daniela De Venuto, Polytechnic of Bari, Italy

Co-Chair: Phil Mather, Maxim

- Design of a CMOS Readout Circuit for Wide-Temperature Range Capacitive MEMS Sensors** 7(8
Yucai Wang and Vamsy Chodavarapu McGill University
- Topology Optimization of a Passive Thermal Actuator** 7) 3
Harald Steiner^{1,2}, Wilfried Hortschitz¹, Franz Keplinger², Thilo Sauter¹
.....¹Danube University Krems, ²Vienna University of Technology
- Thermal Flow Sensors Based on Printed Circuit Board Technology** 7) 8
Thilo Sauter, Thomas Glatzl, Franz Kohl, Harald Steiner, Almir Talic Danube University Krems
- Realization of Efficient RF Energy Harvesting Circuits Employing Different Matching Technique** 7* 4
Sachin Agrawal, Sunil Kumar Pandey, Jawar Singh, Manoj Singh Parihar PDPM IITDM Jabalpur
- An Integrated Precision Clock Generator for Implanted Electronics with Superior
Long-term Stability** 7+2
Jiyuan Luan and Michael DiVita Texas Instruments