

DesignCon 2014

Where the Chip Meets the Board

**Santa Clara, California, USA
28-31 January 2014**

Volume 1 of 3

ISBN: 978-1-63266-523-2

Printed from e-media with permission by:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571



Some format issues inherent in the e-media version may also appear in this print version.

Copyright© (2014) by UBM Electronics
All rights reserved.

Printed by Curran Associates, Inc. (2014)

For permission requests, please contact UBM Electronics
at the address below.

UBM Electronics
303 Second Street
South Tower, 9th Floor, Suite 900
San Francisco, CA 94107

Phone: (415) 947-6000

feedback@techweb.com

Additional copies of this publication are available from:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: 845-758-0400
Fax: 845-758-2634
Email: curran@proceedings.com
Web: www.proceedings.com

TABLE OF CONTENTS

Volume 1

COMPREHENSIVE FULL-CHIP METHODOLOGY TO VERIFY EM AND DYNAMIC VOLTAGE DROP ON HIGH PERFORMANCE FPGA DESIGNS IN THE 20NM TECHNOLOGY	1
<i>Sujeeth Udipi, Karan Sahni</i>	
WORST CASE EYE ESTIMATION METHOD CONSIDERING POWER NOISE ON TX OUTPUT DRIVER AND CHANNEL CROSSTALK & ISI IN INTERPOSER-BASED 2.5D INTERFACES	13
<i>Kiyeong Kim, Jinguok Kim, Heegon Kim, Junho Lee, Joungho Kim</i>	
IMPROVING CROSSTALK AND VOLTAGE NOISE IMMUNITY OF ON-CHIP HIGH SPEED SOURCE-SYNCHRONOUS BUSES	38
<i>Sandeep Mirchandani, Chakrapal Kalwa, Jeff Peng</i>	
OPTIMIZING ON DIE DECAP IN A SYSTEM AT EARLY STAGE OF DESIGN CYCLE	57
<i>Naresh Dhamija, Pramod Parameswaran, Sarika Jain, Makeswar Kothandaraman, Praveen Soora</i>	
MODELING AND MITIGATING SUPPLY NOISE IN QUAD-CORE CPU AND GPU CHIPSETS	75
<i>Sunil Sudhakaran, Yaping Zhou, Daniel Lin</i>	
DISTRIBUTED MODELING AND CHARACTERIZATION OF ON-CHIP/SYSTEM LEVEL PDN AND JITTER IMPACT	93
<i>Dmitry Klokotov, Jin Shi, Yong Wang</i>	
ANALYZING ON-CHIP SUPPLY NOISE INDUCED JITTER IMPACT	115
<i>Dan Oh, Yujeong Shim, Guang Chen, Alexander Razmadze, Wern Shin Choo, Karthik Chandrasekar</i>	
MODELING PLLS FOR AMS DESIGN AND VERIFICATION	135
<i>Scott Wedge, Amr Fahim</i>	
CONVERTING VERILOG/SYSTEMVERILOG TO C++ FOR USAGE WITH DATA FLOW SIMULATOR AND IBIS-AMI	155
<i>Zao Liu, Miguel Yanez, Torstein Molvik, Todd Bermensolo</i>	
PRACTICAL METHOD FOR MEASURING DIGITAL DRIVER IMPEDANCE	170
<i>Richard Allred, Sergio Camerlo, Kusuma Matta, Matthew McCarn</i>	
MODELING, EXTRACTION AND VERIFICATION OF VCSEL MODEL FOR OPTICAL IBIS AMI	195
<i>Zhaokai Yuan, M. V. Ramana Murty, Sanjeev Gupta, Amolak Badesha</i>	
LOW JITTER S-BAND OSCILLATORS AND VCOS INTEGRATED IN A SMALL CHIP-SCALE PACKAGE	210
<i>Richard Ruby, Steve Gilbert, Julie Fouquet, Reed Parker, Martha Small, Lori Callaghan, Steve Ortiz</i>	
MEASURED RANDOM JITTER IN A 300 GBIT OPTICAL DATA LINK USING A CHIP-SCALE FBAR OSCILLATOR FOR THE REFERENCE CLOCK	222
<i>Richard Ruby, Andrew Seidel, Sanjeev Gupta</i>	
WELCOME! PANEL: OPTICAL SYSTEM TECHNOLOGIES AND INTEGRATION - PHOTONICS FOR HIGH SPEED INTERCONNECT TECHNOLOGIES	238
<i>Brice Achkir</i>	
LOW JITTER S-BAND OSCILLATORS AND VCOS INTEGRATED IN A SMALL CHIP-SCALE PACKAGE	258
<i>Martha Small, Steve Ortiz</i>	
MEASURED RANDOM JITTER IN A 300 GBIT OPTICAL DATA LINK - USING A CHIP-SCALE FBAR OSCILLATOR FOR THE REFERENCE CLOCK	279
<i>Robert Barnes, Steve Gilbert, Lori Callaghan, Julie Fouquet, Gregory Milburn, Reed Parker</i>	
LOW COST DECOUPLING SOLUTION TO LOW POWER MEMORY INTERFACE FOR TABLET PLATFORM	294
<i>Long Wang, Joy Li</i>	
A NOVEL SCHEME TO IMPROVE POWER DISTRIBUTION NETWORKS FOR 20NM FPGA DESIGNS AND BEYOND	307
<i>Kundan Chand, Dan Oh, Hui Liu</i>	
ADVANCED POWER-AWARE BUFFER BEHAVIOR MODEL WITH OVER-CLOCKING SOLUTION	320
<i>Yingxin Sun, Joy Li, Joshua Luo</i>	
POWER INTEGRITY ANALYSIS OF CHIP-PACKAGE-SYSTEM (CPS) OF A MOBILE AP USING EXTENDED CPM TECHNIQUE	332
<i>Kyoungchoul Koo, Youngsoo Lee, Woncheol Baek</i>	

MODEL EXTRACTION AND CIRCUIT SIMULATION APPROACHES FOR SUCCESSFUL SSO ANALYSIS OF CHIP-PACKAGE-BOARD SYSTEMS	347
<i>Brad Brim, Mike Kang, Chris Wyland, Romi Mayder</i>	
MIXED-REFERENCE FOR OPTIMUM COST & PERFORMANCE IN COST & PERFORMANCE IN HIGH-SPEED MEMORY INTERFACE	361
<i>Seunghyun Hwang, Daehyun Chung, Venkat Satagopan, Sumil Sudhakaran</i>	
TERABYTE/S HIGH-BANDWIDTH AND LOW NOISE INTERPOSER DESIGN FOR 2.5D/3D IC	382
<i>Jounggho Kim</i>	
HIGH DENSITY ORGANIC INTERCONNECT TECHNOLOGY AND APPLICATIONS IN STACKED DIE PACKAGING	415
<i>Zhe Li, John Xie</i>	
DESIGN OF TEMPERATURE RESILIENT CLOCK DISTRIBUTION NETWORK FOR 3D ICS	428
<i>Madhavan Swaminathan, Sung Joo Park, Nitish Natu</i>	
DESIGN STRATEGIES TO LEVERAGE 3D TECHNOLOGIES	442
<i>Paul Franzon</i>	
NEW METHODOLOGY FOR 25+ GBPS CONNECTOR CHARACTERIZATION	460
<i>Adam Nagao, Toshiyuki Takada, Ching-Chao Huang, Jeremy Buan, Kunia Aihara, Phillip Li, Atsushi Mihara</i>	
EFFECTIVE CONDUCTIVITY CONCEPT FOR MODELING CONDUCTOR SURFACE ROUGHNESS	480
<i>Gerald Gold, Klaus Helmreich</i>	
REDUCING SIGNAL TRANSMISSION LOSS BY LOW SURFACE ROUGHNESS	501
<i>Taka-Aki Okubo, Toshio Sudo, Toshihiro Hosoi, Hiroaki Tsuyoshi, Fujio Kuwako</i>	
PRACTICAL MEASUREMENTS OF DIELECTRIC AND LOSS OF PCB MATERIALS AT HIGH FREQUENCIES	521
<i>Glenn Oliver, John Coonrod</i>	
HAVE YOUR CAKE AND EAT IT, TOO: ENGINEERING MEASUREMENTS AT FABRICATION FOR CHANNEL DESIGN AND PROCESS CONTROL	558
<i>Don Degroot, Bret Moreland, Eric Bogatin</i>	
CIRCUIT BOARD MATERIAL PROPERTIES CONSIDERATIONS FOR DESIGNING ADVANCED HIGH SPEED / HIGH FREQUENCY MULTILAYER CIRCUIT BOARDS	580
<i>Doug Leys, Bob Nurmi</i>	
ROUTING DIFFERENTIAL SIGNALS	593
<i>Charles Pfeil, John Mehlmauer</i>	
MODEL BASED PRECISE LINK BUDGET ANALYSIS OF AN AD HOC SERIAL CHANNEL CONSIDERING SIGNAL PATH AND PDN INTERACTIONS	617
<i>Venkatesh Avula</i>	
PRACTICAL DESIGN CONSIDERATIONS FOR DENSE, HIGH-SPEED, DIFFERENTIAL STRIPLINE PCB ROUTING RELATED TO BENDS, MEANDERS AND JOG-OUTS	639
<i>Michael J. Degerstrom, Chad M. Smutzer, Barry K. Gilbert, Erik S. Daniel</i>	
PACKAGE-PCB INTERFACE DISCONTINUITY OPTIMIZATION FOR 50GB/S SERDES APPLICATIONS	659
<i>David Secker, Wendem Beyene, Kevin Cai, Gnanadeep Kollipara, Keisuke Saito</i>	
RULE #9: NEVER DO A MEASUREMENT OR SIMULATION WITHOUT FIRST ANTICIPATING WHAT YOU EXPECTED TO SEE	683
<i>Michael Dunn</i>	
DECOUPLING CAPACITOR OPTIMIZATION BY SPECTRAL CURRENT-BASED POWER DELIVERY NETWORK IMPEDANCE FORMULATION FOR SSD/EMMC/USD CARD	684
<i>Jongjoo Lee, Joon Ki Paek, Kwangsoo Park, Juhwan Lim, Jongyun Yun, Joonhee Lee</i>	
3D STACKED SIGNALING, JITTER AND MEASUREMENT	699
<i>Andy Martwick, John Drew</i>	
AN IMPLEMENTER'S GUIDE TO LOW POWER AND HIGH PERFORMANCE MEMORY SOLUTIONS	724
<i>John Eble, Ming Li, Wendem Beyene</i>	
VERSATILE IO CIRCUIT SCHEMES FOR LPDDR4 WITH 1.8MW/GBPS/PIN POWER EFFICIENCY	772
<i>Kyounghoi Koo, Woong Hwan Ryu, Sang Min Lee, Baek Kyu Choi, Chanmin Jo</i>	
OPTIMIZING DDR4 PHY DESIGN TO REDUCE THE SYSTEM-LEVEL JITTER IMPACT BY SUPPLY NOISE	788
<i>Yujeong Shim, Dan Oh</i>	
THE ROAD TO 1TBPS BANDWIDTH SYSTEMS: A CASE STUDY	806
<i>Prathap Muthana, Daehyun Chung, Venkat Satagopan, Daniel Lin</i>	

Volume 2

POWERING THE NEXT MOBILE GENERATION – AN OVERVIEW OF UFS	825
<i>Kate Hadden</i>	
MOVING HIGHER DATA RATE SERIAL LINKS INTO PRODUCTION - ISSUES & SOLUTIONS	848
<i>Donald Telian, Sergio Camerlo, Kusuma Matta, Michael Steinberger, Barry Katz, Walter Katz</i>	
HOW DESIGN OF EXPERIMENTS SAVED MY CEI VSR 28G DESIGN	868
<i>Richard Allred, Barry Katz, Ishwar Hosagrahar, Chao Xu, Wiley Gillmor</i>	
INTRA-PAIR “UNACCOUNTED” SKEW – EFFECTS AND SUPPRESSION	888
<i>Peerouz Amlashi, Cong Gao, Davi Correia, Lin Shen</i>	
IMPROVED STATISTICAL LINK PATH ANALYSIS CONSIDERING BOTH CHANNEL ISI AND SUPPLY VOLTAGE FLUCTUATIONS	912
<i>Jingook Kim, Eungkyeong Park, Jongjoo Lee, Kwangsoo Park, Joonhee Lee</i>	
METHOD FOR ANALYTICALLY CALCULATING BER (BIT ERROR RATE) IN PRESENCE OF NON- LINEARITY	933
<i>Gaurav Malhotra</i>	
OVERCOMING THE SI CHALLENGES IN DESIGNING 25 – 40 GB/S BACKPLANE CHANNELS	953
<i>Stephen B. Smith, Madhumitha Rengarajan</i>	
HIGH SPEED SERIAL LINK SIMULATION BASED ON DYNAMIC MODELING	979
<i>Xiaoqing Dong, Wenyi Jin, Hang Yan, Daochun Mo, Geoff Zhang</i>	
THE STATE OF IEEE 802.3BJ 100 GB/S BACKPLANE ETHERNET	998
<i>Matthew Brown, Mike Dudek, Adam Healey, Elizabeth Kochuparambil, Liav Ben Artsi, Richard Mellitz, Charles Moore, Adeel Ran, Pavel Zivny</i>	
POST-EQUALIZATION METRICS AT 25GBPS AND BEYOND	1016
<i>Kate Hadden, Andrew Seidel</i>	
RELATING COM TO FAMILIAR S-PARAMETER PARAMETRIC TO ASSIST 25GBPS SYSTEM DESIGN	1036
<i>Xiaoqing Dong, Moore Mo, Fangyi Rao, Wenyi Jin, Geoff Zhang</i>	
IBIS AMI MODELING OF RETIMER AND PERFORMANCE ANALYSIS OF RETIMER BASED ACTIVE SERIAL LINKS	1061
<i>Kian Haur, Venkatesh Avula, Liu Liang, Srikanth Pam, Makram Mansour, Fangyi Rao</i>	
IMPROVING IBIS-AMI MODEL ACCURACY: MODEL-TO-MODEL AND MODEL-TO-LAB CORRELATION CASE STUDIES	1083
<i>Dong Yang, Yunong Gan, Vivek Telang, Magesh Valliappan, Fred S. Tang, Todd Westerhoff, Fanyi Rao</i>	
DESIGN AND VERIFICATION FOR HIGH-SPEED I/Os AT MULTIPLE TO 56 GBPS WITH JITTER, SIGNAL INTEGRITY, AND POWER OPTIMIZATION	1107
<i>Mike Peng Li</i>	
INTRO TO JITTER: WHAT IS JITTER, AND WHY IS IT IMPORTANT TO CHARACTERIZE?	1220
<i>Eric Bogatin, Alan Blankman</i>	
BATTLE ON THE CHIP	1268
<i>Mike Li</i>	
10.3GBPS LINK OPTIMIZATION AND ITS IMPACT ON JITTER	1288
<i>Bipin Dhavale, Aman Aflaki, Janani Chandrasekhar, John Jones, Alexander Razmadze, Yaojiang Zhang, Yuri Tretiakov, Timothy Lu</i>	
THE JITTER-NOISE DUALITY AND ANATOMY OF AN EYE DIAGRAM	1301
<i>Vladimir Dmitriev-Zdorov, Martin T. Miller, Chuck Ferry</i>	
100G MARGINS: BER PERFORMANCE, CORRELATION TO MEASUREMENTS, AND IMPROVEMENT OPPORTUNITIES	1328
<i>Gianpiero Maria Bognanni</i>	
MECHANISM OF JITTER AMPLIFICATION IN CLOCK CHANNELS	1339
<i>Fangyi Rao, Sammy Hindi</i>	
METHODOLOGIES FOR STRESSED RECEIVER TESTING OF 100GB/SEC SERIAL COMMUNICATIONS SYSTEMS	1363
<i>John C. Calvin</i>	
HIGH-SPEED LINK SIMULATION STRATEGY FOR MEETING ULTRA LONG DATA PATTERN UNDER LOW BER REQUIREMENTS	1378
<i>Hsinho Wu, Masashi Shimanouchi, Mike Peng Li</i>	
PARTIAL RESPONSE MAXIMUM LIKELIHOOD EQUALIZATION AND DETECTION FOR DSP BASED SERDES WITH CROSS TALK AND PRACTICAL EQUALIZATION	1400
<i>Pervez M. Aziz, Cathy Ye Liu, Adam Healey</i>	
111.18 GBIT/S G-FEC DESIGN FOR OTN APPLICATION: THEORY AND IMPLEMENTATION TECHNIQUES	1426
<i>Arley Henrique Salvador, Cleber Akira Nakandakare, Eduardo Mobilon, Diego Brito De Carvalho</i>	

EFFICIENT CIRCUIT-LEVEL IMPLEMENTATION OF KNUTH-BASED BALANCED AND NEARLY-BALANCED CODES	1451
<i>Pamela A. Riggs, Barry K. Gilbert, Erik S. Daniel</i>	
MODULATION, EQUALIZATION, AND FORWARD ERROR CORRECTION CODING TECHNOLOGIES FOR A 56 GBPS CHIP-TO-MODULE LINK	1474
<i>Adam Healey, Cathy Liu</i>	
STRATEGIES FOR DETERMINING THE OPTIMAL EQUALIZATION PARTITIONING IN MULTI-EQUALIZER HIGH SPEED LINKS	1494
<i>Ryan Bespalko, Chris Holdenried, Siamak Sarvari, David Cassan, Saman Sadr</i>	

Volume 3

SOC POWER INTEGRITY FROM EARLY ESTIMATION TO DESIGN SIGN OFF	1515
<i>Melinda Yang, Eileen You, Anil Gundurao, Harpreet Gill</i>	
POWER MANAGEMENT NETWORK DESIGN METHODOLOGY AND VERIFICATION TO SECURE RFID PRODUCT TAPE-OUT	1526
<i>Alain Lacourse, Marcel Lapointe</i>	
ANALYSIS AND CORRELATIONS OF SUPPLY NOISE AND JITTER IMPACT ON DDR3L MEMORY INTERFACE	1538
<i>Jayong Koo, Jongbae Park, Almario F. Delos, Vishram S. Pandit</i>	
TOP-DOWN DESIGN METHODOLOGY FOR ENHANCED ELECTROMAGNETIC BAND-GAP STRUCTURES	1556
<i>Jai Narayan Tripathi, Raj Kumar Nagpal, Nitin Kumar Chhabra, Rakesh Malik, Jayanta Mukherjee</i>	
TOUCHSTONE® V2.0 SI/PI S-PARAMETER MODELS FOR SIMULTANEOUS SWITCHING NOISE (SSN) ANALYSIS OF DDR4 MEMORY INTERFACE APPLICATIONS	1576
<i>Romi Mayder, Raymond Anderson, Nilesh Kamdar</i>	
PANEL 11-WE7: SYSTEM-LEVEL POWER INTEGRITY: TOOLS PROVIDERS AND TOOL USERS ENGAGE	1594
<i>Bruce Archambeault, Brad Brim, Patric Carrier, Istvan Novak, Steven Pytel, Stephen Scearce</i>	
TROUBLESHOOTING RADIATED EMISSIONS USING YOUR OWN LOW-COST TROUBLESHOOTING KIT	1614
<i>Kenneth Wyatt</i>	
QUANTITATIVE EMI ANALYSIS OF ELECTRICAL CONNECTORS USING SIMULATION MODELS	1634
<i>Michael Rowlands, Alpesh Bhoje, Patrick Casher, Xiao Li</i>	
ON-CHIP AWARE PACKAGE/BOARD INTEGRATED SIMULATION ON CONDUCTED EMISSION FOR AVOIDING RADIO FREQUENCY INTERFERENCE	1659
<i>Seil Kim, Woncheol Baek, Kyoungchoul Koo, Sangmin Lee, Seungbae Lee</i>	
CHIP-PACKAGE-SYSTEM ESD SIMULATION METHODOLOGY WITH CHIP ESD COMPACT MODEL	1673
<i>Robert Myoung, Norman Chang, Byong-Su Seol</i>	
HIGHER SPEED ETHERNET: 40 GB/S OPERATION	1689
<i>Christopher Diminico, Mike Resso, Mike Sapozhnikov, Ronald Nordin, Harshang Pandya</i>	
DE-MYSTIFYING THE 28 GB/S PCB CHANNEL: DESIGN TO MEASUREMENT	1713
<i>Jack Carrel, Heidi Barnes, Robert Sleigh, Hoss Hakimi, Mike Resso</i>	
REAL-TIME JITTER MEASUREMENT	1740
<i>Michael Schneckner</i>	
CORRELATION OF MEASUREMENT AND SIMULATION RESULTS USING IBIS-AMI MODELS ON MEASUREMENT INSTRUMENTS	1756
<i>Sarah Boen Vo</i>	
MANAGING S-PARAMETER DATA FOR 10 TO 32 GB/S TIME-DOMAIN SIMULATION	1775
<i>Jon Martens, Alfred Neves, Bob Buxton, James Bell</i>	
CRACKING THE CODE OF 32 GBPSEC DIFFERENTIAL VIAS WITH ADVANCED TIME DOMAIN METHODS	1800
<i>Josiah Bartlett, Michael Steinberger, Alfred Neves, Tom Dagostino, James Bell</i>	
RX JITTER, JITTER MEASUREMENT, AND RELATION TO JITTER TOLERANCE AND OVERALL LINK PERFORMANCE	1825
<i>Masashi Shimanouchi, Hsinho Wu, Mike Peng Li</i>	
CLOSING THE LOOP: WHAT DO WE DO WHEN MEASUREMENTS & SIMULATIONS DON'T MATCH?	1842
<i>Scott McMorro, Steve Pytel, Yuriy Shlepnev, Doug Burns, Jason Miller, Al Neves, Martin Rowe</i>	

TIPS ON IMPROVING TEST TIME WHEN MEASUREMENT HIGH-SPEED DIGITAL SIGNALS	1859
<i>Toshihiro Suzuki</i>	
PRACTICAL TECHNIQUES AND TIPS FOR PROBING AND DE-EMBEDDING	1892
<i>Patrick J. Connally</i>	
STRENGTHS AND WEAKNESSES OF VARIOUS CALIBRATION TECHNIQUES	1912
<i>Jason Ellison, Stefaan Sercu, Nathan Altland, Stephen Smith</i>	
ELIMINATION OF CONDUCTOR FOIL ROUGHNESS EFFECTS IN CHARACTERIZATION OF DIELECTRIC PROPERTIES OF PRINTED CIRCUIT BOARDS	1934
<i>Marina Y. Koledintseva, Aleksei V. Rakov, Alexei I. Koledintsev, James L. Drewniak, Scott Hinaga</i>	
ACCURATE MODELING OF ELECTRONIC PACKAGE DESIGNS: HYBRID VS. 3D EM FULL WAVE SOLVERS	1956
<i>Frank Paglia, Antonio Ciccomancini Scogna, Darryl Kostka</i>	
SYSTEM LEVEL MODELING METHODOLOGIES FOR PCB-PACKAGE CO-SIMULATION & CO-DESIGN	1980
<i>Liankheng Teoh, Hsue-Yen Lee, Antonio Ciccomancini Scogna, Chuntong Chiang</i>	
SOURCES AND COMPENSATION OF SKEW IN SINGLE-ENDED AND DIFFERENTIAL INTERCONNECTS	2010
<i>Eben Kunz, Jae Young Choi, Vijay Kunda, Laura Kocubinski, Ying Li, Jason Miller, Gustavo Blando, Istvan Novak</i>	
LESSONS LEARNED: HOW TO MAKE PREDICTABLE PCB INTERCONNECTS FOR DATA RATES OF 50 GBPS AND BEYOND	2036
<i>Wendem Beyene, Yeon-Chang Hahn, Jihong Ren, Dave Secker, Don Mullen, Yuriy Shlepnev</i>	
A LOEWNER-MATRIX-BASED ALGORITHM FOR STATE-SPACE FITTING OF FREQUENCY-DOMAIN DATA WITH NONUNIFORM FREQUENCY SAMPLING	2058
<i>Michael Tsuk, Jacob White</i>	
COMPUTATION OF TIME DOMAIN IMPEDANCE PROFILE FROM S-PARAMETERS: CHALLENGES AND METHODS	2071
<i>Vladimir Dmitriev-Zdorov, Kaviyesh Doshi, Peter J. Pupalakis</i>	
SIGNAL INTEGRITY ANALYSIS OF DDR3 HIGH- SPEED MEMORY INTERFACE USING HSPICE AND ZUKEN CR-8000 DESIGN SOLUTION	2098
<i>Hany Elhak, Griff Derryberry</i>	
SI AND EMI ARE RELATED: GET USED TO IT	2105
<i>Bruce Archambeault, Jun Fan, Istvan Novak, Lee Ritchey, Steve Weir, Kenneth Wyatt, Martin Rowe</i>	
X PRIZE: LOCAL LINEAR	2117
<i>Eileen Bartholomew</i>	
Author Index	