

2014 IEEE Asia Pacific Conference on Circuits and Systems

(APCCAS 2014)

**Ishigaki, Japan
17-20 November 2014**



IEEE Catalog Number: CFP14APC-POD
ISBN: 978-1-4799-5231-1

Lecture Session (A1L-A): System-on-Chip

A1L-A-01 High Performance Adaptive Routing for Network-on-Chip Systems with Express Highway (pp. 1–4)

Mechanism

Shih-Chieh Lin, En-Jui Chang, Yu-Yin Chen, Hsien-Kai Hsin, An-Yeu Wu (National Taiwan University, Taiwan)

A1L-A-02 Low Delay-Variation Sub-/Near-Threshold Asynchronous-to-Synchronous Interface (pp. 5–8)

Controller for GALS Network-on-Chips

Weng-Geng Ho, Kwen-Siong Chong, Bah-Hwee Gwee, Joseph Sylvester Chang (Nanyang Technological University, Singapore)

A1L-A-03 An Efficient Distortion Model Configuration for Depth Coding in 3D-HEVC (pp. 9–12)

Chenyang Li, Xin Jin, Qionghai Dai (Tsinghua University, China)

A1L-A-04 An Approach Based on Compressive Sensing and FFWPDM Transmultiplexer for Secure Transmission of Multiple Images (N/A)

Praveenkumar Korrai (Concordia University, Canada), Korrai Deergharao (Osmania University, India)

A1L-A-05 Edge Information Based Fast Selection Algorithm for Intra Prediction of HEVC (pp. 17–20)

Wen Shi (Tokushima University, Japan), Xiantao Jiang (Tongji University, China), Tian Song, Takashi Shimamoto (Tokushima University, Japan)

Lecture Session (A1L-B): Image Processing and Coding

A1L-B-01 Compressive Imaging by Generalized Total Variation Minimization

(pp. 21–24)

Jie Yan, Wu-Sheng Lu (University of Victoria, Canada)

A1L-B-02 An Image Estimation Method by Header Information in JPEG 2000 Codestreams and its Application to Image Identification

Katsuma Takimoto, Toshiyuki Dobashi, Hiroshi Ishikawa, Hitoshi Kiya (Tokyo Metropolitan University, Japan)

A1L-B-03 Edge Preserving Super-Resolution with Details Based on Similar Texture Synthesis

(pp. 29–32)

Katsuya Kondo, Hideaki Fujiwara (Tottori University, Japan)

A1L-B-04 A Multiscale Retinex Based on Wavelet Transformation

(pp. 33–36)

Kozue Kawasaki, Akira Taguchi (Tokyo City University, Japan)

A1L-B-05 Improved HSI Color Space Without Gamut Problem

(pp. 37–40)

Akira Taguchi, Naoki Nakajima, Yoshikatsu Hoshi (Tokyo City University, Japan)

Lecture Session (A1L-C): Analog Signal Processing

A1L-C-01 Frequency-to-Voltage Converter for Temperature Compensation of CMOS RC Relaxation Oscillator (pp. 41–44)

Hiroki Sato, Shigetaka Takagi (Tokyo Institute of Technology, Japan)

A1L-C-02 A Simple Switched-Capacitor Algorithmic Digital-to-Analog Converter Using Sample/Hold and Divider (pp. 45–48)

Hiroki Matsumoto (University of Miyazaki, Japan)

A1L-C-03 A 1-V DTMOS-Based Fully Differential Telescopic OTA (pp. 49–52)

Jiaxin Liu, Yu Han, Liangbo Xie, Yao Wang, Guangjun Wen (University of Electronic Science and Technology of China, China)

A1L-C-04 A Folded-Cascode OP Amp with a Dynamic Switching Bias Circuit (pp. 53–56)

Hiroo Wakaumi (Tokyo Metropolitan College of Industrial Technology, Japan)

A1L-C-05 A $104\mu\text{W}$ EMI-Resisting Bandgap Voltage Reference Achieving -20Db PSRR, and 5% DC Shift Under a 4dBm EMI Level (pp. 57–60)

Shiheng Yang, Pui-In Mak, Rui Martins (Universidade de Macau, Macau)

Lecture Session (A2L-A): VLSI Systems & Applications I (Systems for Image and Signal Processing)

A2L-A-01 Simplifying Hog Arithmetic for Speedy Hardware Realization (pp. 61–64)

Jian-Feng Wang, Chiu-Sing Choy, Tak-Lon Chao, Ko-Chun Kit, Kong-Pang Pun, Wan-Li Ouyang, Xiao-Gang Wang (Chinese University of Hong Kong, China)

A2L-A-02 Reducing Temporal Redundancy in MJPEG Using Zipfian Estimation Techniques (pp. 65–68)

Ngoc-Sinh Nguyen, Duy-Hieu Bui, Xuan-Tu Tran (VNU University of Engineering and Technology, Vietnam)

A2L-A-03 A Unified Flagged Prefix Constant Addition-Subtraction Scheme for Design of Area and Power Efficient Binary Floating-Point and Constant Integer Arithmetic Circuits (pp. 69–72)

Soumya Ganguly, Abhishek Mittal, Syed Ershad Ahmed, Mb Srinivas (Birla Institute of Technology and Science Pilani, India)

A2L-A-04 VLSI Implementation of Belief-Propagation-Based Stereo Matching with Linear-Model Message Update (pp. 73–76)

Shen-Fu Hsiao, Jun-Ming Huang, Po-Sheng Wu (National Sun Yat-Sen University, Taiwan)

A2L-A-05 H.264/AVC Hardware Encoders and Low-Power Features (pp. 77–80)

Ngoc-Mai Nguyen, Edith Beigne, Suzanne Lesecq (CEA-Leti, France), Duy-Hieu Bui, Nam-Khanh Dang, Xuan-Tu Tran (VNU University of Engineering and Technology, Vietnam)

Lecture Session (A2L-B): Speech/Sound Signal Processing

A2L-B-01 Formant Frequency Estimation with Windowless Autocorrelation in the Presence of Noise (pp. 81–84)

Yu Iwai, Tetsuya Shimamura (Saitama University, Japan)

A2L-B-02 Noise Activity Detection Based on 4th Order Cumulant for Impact Noise (pp. 85–88)

Norihiro Mamizu, Naoto Sasaoka, Yoshio Itoh (Tottori University, Japan)

A2L-B-03 Packet Loss Concealment for VoIP Based on Pitch Waveform Replication and Linear Predictive Coding (pp. 89–92)

Masahiro Toyoshima, Tetsuya Shimamura (Saitama University, Japan)

A2L-B-04 A Study on Footstep Detection in Outdoor Environment Using Itakura-Saito Distance (pp. 93–96)

Shota Tanaka (Chubu University, Japan), Akitoshi Itai (Chubu University, Japan), Hiroshi Yasukawa (Aichi Prefectural University, Japan)

A2L-B-05 Progressive Audio Scrambling via Wavelet Transform (pp. 97–100)

Twe Ta Oo, Takao Onoye (Osaka University, Japan)

Lecture Session (A2L-C): Voltage and Current Regulator

A2L-C-01 Load Regulation Cancellation Based on Adaptive Body Bias for STC-LDOs (pp. 101–104)

Shi Bu, Marco Ho, Ka Nang Leung (Chinese University of Hong Kong, Hong Kong), Jianping Guo (Sun Yat-sen University, China)

A2L-C-02 A Low-Dropout Regulator with Power Supply Rejection Improvement by Bandwidth-Zero Tracking (pp. 105–108)

Yan Lu (Universidade de Macau, Macau), Ruo He Yao, Da Qiang Huang (South China University of Technology, China), Julien Su (eWave Technology, Taiwan), Junmin Jiang, Wing-Hung Ki (Hong Kong University of Science and Technology, Hong Kong)

A2L-C-03 Analysis of CMOS Low-Dropout Regulator - Power-Supply Rejection Ratio (pp. 109–112)

Marco Ho, Ka Nang Leung, Pui Ying Or (Chinese University of Hong Kong, Hong Kong), Jianping Guo (Sun Yat-sen University, China)

Poster Session (A3P-D): Embedded Systems, Circuits and Systems for Communications

A3P-D-01 A 10-B, 500 MSPS Current Steering CMOS DAC with a Switching Current Cell and High SFDR Value (pp. 113–116)

Manas Kumar Hati, Tarun K. Bhattacharyya (Indian Institute of Technology Kharagpur, India)

A3P-D-02 A High Throughput Gaussian Noise Generator (pp. 117–120)

Qing Lu, Jianfeng Fan, Chiu-Wing Sham, C. M. Francis Lau (Hong Kong Polytechnic University, Hong Kong)

A3P-D-03 Effectiveness of Dual-Rail CSSAL Against Power Analysis Attack Under CMOS Process Variation (pp. 121–124)

Cancio Monteiro, Yasuhiro Takahashi, Toshikazu Sekine (Gifu University, Japan)

A3P-D-04 On the Impact of Transceiver Impairments to Cognitive DF Relay Networks (pp. 125–128)

Dang Khoa Nguyen, Hiroshi Ochi (Kyushu Institute of Technology, Japan)

A3P-D-05 Development of Special-Purpose Computer Based on Virtex-7 FPGA for High-Speed Digital Holography (pp. 129–132)

Kazuki Kamegai, Takashi Kakue, Tomoyoshi Shimobaba, Tomoyoshi Ito (Chiba University, Japan), Nobuyuki Masuda (Tokyo University of Science, Japan)

A3P-D-06 SMDAC Design with Nested Gain Boosted OpAmp for a 14-Bit 200-MS/s Pipelined ADC (N/A)

Yong Wang, Yajuan He, Haiqi Liu, Qiang Li (University of Electronic Science and Technology of China, China)

A3P-D-07 A Low Complexity Soft Demapping Method for Expanded M-QAM Constellations (pp. 137–140)

Shigenori Kinjo (Japan Coast Guard Academy, Japan)

A3P-D-08 Transient Responses of Voltage and Current on Dual-Mode Ring Resonator Bandpass Filters (pp. 141–144)

Kazuhito Murakami (Kinki University, Japan)

A3P-D-09 Performance Evaluation of Single Carrier Transmission Using Frequency Domain Equalization (pp. 145–148)

Shinichiro Miyazaki, Shoichiro Yamasaki (Polytechnic University, Japan), Ryuji Kohno (Yokohama National University, Japan)

A3P-D-10 High Frequency Ring Oscillator Using Capacitor Based Level Shift Circuits (pp. 149–152)

Takahide Sato, Takeshi Nagata, Daisuke Kanemoto (University of Yamanashi, Japan)

A3P-D-11 Multi-Gb/s Multi-Mode LDPC Decoder Architecture for IEEE 802.11ad Standard (pp. 153–156)

Saboor Ajaz, Hanho Lee (Inha University, Korea, South)

Live Demonstration Session (A3P-E): Live Demonstration

- A3P-E-01 Live Demonstration: a Low-Power High-Level Synthesis System** (pp. 165–166)
Hua-Hsin Yeh, Chun-Hua Cheng, Shih-Hsu Huang (Chung Yuan Christian University, Taiwan)
- A3P-E-02 Live Demo:Sensor Network System for Rainwater Grid** (pp. 167–168)
Toshiyuki Moriyama (Fukuoka Institute of Technology, Japan), Shinabu Izumi (Sojo University, Japan), Katsunori Morishita (Kumamoto National College of Technology, Japan), Koji Nishiyama Nishiyama (Kyushu University, Japan)
- A3P-E-03 Live Demonstration: FPGA Based 3840×2160 Video Decoding and Displaying System** (pp. 169–170)
Haoming Zhang, Dajiang Zhou, Satoshi Goto (Waseda University, Japan)
- A3P-E-04 Live Demonstration : Hardware-Software Co-Verification for Very Large Scale SoC Using Synopsys HAPS Platform** (pp. 171–172)
Nana Sutisna, Leonardo Lanante Jr., Yuhei Nagao, Masayuki Kuroasaki, Hiroshi Ochi (Kyushu Institute of Technology, Japan)
- A3P-E-05 Live Demonstration:A Battery Smart Sensor for Smart Grid** (pp. 173–174)
Lei Lin, Naoki Kawarabayashi, Masahiro Fukui (Ritsumeikan University, Japan), Isao Shirakawa (University of Hyogo, Japan)
- A3P-E-06 Live Demonstration:IEEE802.11 Wireless LAN System Verification Platform** (pp. 175–176)
Tatsumi Uwai, Leonardo Lanante Jr., Baiko Sai, Hiroshi Ochi (Kyushu Institute of Technology, Japan), Yuhei Nagao, Nico Surantha (Radrix Co., Ltd., Japan)
- A3P-E-07 Live Demonstration: an ECG-on-Chip for Wearable Wireless Sensors** (pp. 177–178)
John Deepu, Xiaoyang Zhang, Wen-Sin Liew, David Wong, Yong Lian (National University of Singapore, Singapore)
- A3P-E-08 Live Demonstration: a 3D Die-Level Integration Platform** (pp. 179–180)
Chih-Chyau Yang, Yi-Jun Liu, Chien-Ming Wu, Chun-Ming Huang (National Chip Implementation Center, Taiwan)

Poster Session (A4P-D): Analog Signal Processing, RF building blocks, Nonlinear, Biomedical Circuits and Systems

A4P-D-01 A 124-dB Double-Gain-Boosted Cascode Amplifier with 92% Rail-to-Rail Output Swing (pp. 181–184)

Marco Ho, Shi Bu, Yanqi Zheng, Ka Nang Leung (Chinese University of Hong Kong, Hong Kong), Jianping Guo (Sun Yat-sen University, China)

A4P-D-02 A 12-Bit 200-kS/s SAR ADC with Hybrid RC DAC (pp. 185–188)

Mi-Rim Kim, Young-Ouk Kim, Yong-Sik Kwak, Gil-Cho Ahn (Sogang University, Korea, South)

A4P-D-03 Calibration of the Nauta Structure Differential OTA (pp. 189–192)

Artemij Iberzanov, Andrew Nicholson (University of New South Wales, Australia), Julian Jenkins (Perceptia Devices Inc., Australia), Torsten Lehmann (University of New South Wales, Australia), Tara Julia Hamilton (MARCS Institute, Australia)

A4P-D-04 Energy-Efficient Comparator for SAR-ADCs in Wireless Sensor Networks (N/A)

Song Wang, Yajuan He, Ziwei Zhang, Qiang Li (University of Electronic Science and Technology of China, China)

A4P-D-05 Voltage-Mode Quadrature Oscillator Using VD-DIBA Active Elements (pp. 197–200)

Josef Bajer, Jiri Vavra, Dalibor Biolek (University of Defence, Brno, Czech Rep.)

A4P-D-06 Analysis of a Compact BCC Transceiver Based on PLL FSK Modulator/Demodulator (pp. 201–204)

Chaoxun Wang, Ke Lin, Bo Wang, Jiali Hou, Mo Wang, Kai Xu, Xin'an Wang (Peking University Shenzhen Graduate School, China)

A4P-D-07 Delay-Line-Based Signal Processing ASIC for Velocity Selective Nerve Recording (pp. 205–208)

Robert Rieger (National Sun Yat-Sen University, Taiwan), John Taylor (University of Bath, United Kingdom)

A4P-D-10 A High-Speed Truly Random Number Generator Based on an Autonomous Chaotic Oscillator (pp. 217–220)

Salih Ergün (TÜBITAK National Research Institute of Electronics and Cryptology, Turkey)

A4P-D-11 IC Implementation of Spike-Timing-Dependent Synaptic Plasticity Model Using Low Capacitance Value (pp. 221–224)

Daichi Yamashita, Katsutoshi Saeki, Yoshifumi Sekine (Nihon University, Japan)

A4P-D-12 Highly Linear Inductively Degenerated 0.13 μ m CMOS LNA Using FDC Technique (pp. 225–228)

Sana Arshad (NED University of Engineering and Technology, Pakistan), Rashad Ramzan (United Arab Emirates University, U.A.E.), Faiza Zafar (NED University of Engineering and Technology, Pakistan), Qamar-Ul Wahab (Linkoping University, Sweden)

A4P-D-13 On a Piecewise Linear Enclosure Method of Continuous Functions of Many Variables (pp. 229–232)

Hideaki Okazaki, Hideo Nakano (Shonan Institute of Technology, Japan)

A4P-D-14 Oscillation Death and Amplitude Change in Coupled Van der Pol Oscillators with Strong Frustrations (pp. 233–236)

Yoko Uwate, Yoshifumi Nishio (Tokushima University, Japan)

A4P-D-15 Effect of Tiredness on Voice Signals Using Neural Network Systems (pp. 237–239)

Naoki Fujiwara, Ryota Inoue, Satoru Kidhida (Tottori University, Japan)

A4P-D-16 A Novel Glitch Reduction Circuitry for Binary-Weighted DAC

(pp. 240–243)

Fang-Ting Chou, Chia-Min Chen, Zong-Yi Chen, Chung-Chih Hung (National Chiao Tung University, Taiwan)

Lecture Session (B1L-A): VLSI Systems & Applications II

(High-Performance and Security)

B1L-A-01 A Floorplan-Aware High-Level Synthesis Algorithm for Multiplexer Reduction Targeting FPGA Designs (pp. 244–247)

Koichi Fujiwara, Shinya Abe, Kazushi Kawamura, Masao Yanagisawa, Nozomu Togawa
(Waseda University, Japan)

B1L-A-02 A Floorplan-Driven High-Level Synthesis Algorithm with Operation Chainings Using Chaining Enumeration (pp. 248–251)

Kotaro Terada, Masao Yanagisawa, Nozomu Togawa (Waseda University, Japan)

B1L-A-03 Scan-Based Side-Channel Attack on Camellia Cipher Using Scan Signatures (pp. 252–255)

Huiqian Jiang, Mika Fujishiro, Hirokazu Kodera, Masao Yanagisawa, Nozomu Togawa (Waseda University, Japan)

B1L-A-04 Hardware Trojan Detection with Linear Regression Based Gate-Level Characterization (pp. 256–259)

Li Zhang, Chip-Hong Chang (Nanyang Technological University, Singapore)

B1L-A-05 High-Efficient Queue-Based Spin Locks for Network-on-Chip Processors (pp. 260–263)

Zhenqi Wei, Peilin Liu, Rongdi Sun, Rendong Ying (Shanghai Jiao Tong University, China)

Lecture Session (B1L-B): Multimedia Systems and Applications

- B1L-B-01 Scalable Video Coding Using Allpass-Based Wavelet Filters** (pp. 264–267)
Xi Zhang, Takuya Suzuki (University of Electro-Communications, Japan)
- B1L-B-02 A High-Throughput Interpolator for Fractional Motion Estimation in High Efficient Video Coding (HEVC) Systems** (pp. 268–271)
Chun-Yu Lung, Chung-An Shen (National Taiwan University of Science and Technology, Taiwan)
- B1L-B-03 Object Recognition Based on Generalized Linear Regression Classification in Use of Color Information** (pp. 272–275)
Yang-Ting Chou, Jar-Ferr Yang (National Cheng Kung University, Taiwan)
- B1L-B-04 Edge Adaptive Hybrid Norm Prior Method for Blurred Image Reconstruction** (pp. 276–279)
Jian-Jiun Ding, Wei-Sheng Lai, Hao-Hsuan Chang (National Taiwan University, Taiwan), Chir-Weei Chang, Chuan-Chung Chang (Industrial Technology Research Institute, Taiwan)
- B1L-B-05 A Highly Parallel SAD Architecture for Motion Estimation in HEVC Encoder** (pp. 280–283)
Ahmed Medhat, Ahmed Shalaby, Mohammed Sayed, Maha Elsabrouty (Egypt-Japan University of Science and Technology, Egypt), Farhad Mehdipour (Egypt-Japan University of Science and Technology / Kyushu University, Japan)

Lecture Session (B1L-C): Switching Converters and Applications

B1L-C-01 Large DC Gain Nonisolated Converter Based on a New L-C-D Step-Up Switching Cell (pp. 284–287)

Kerui Li (Sun Yat-sen University, China), Adrian Ioinovici (Sun Yat-sen University, Holon Institute of Technology, Israel)

B1L-C-02 Analytical Design Procedure for Resonant Inductively Coupled Wireless Power Transfer System with Class-DE Inverter and Class-E Rectifier (pp. 288–291)

Tomoharu Nagashima (Chiba University, Japan), Xiuqin Wei (Fukuoka University, Japan), Hiroo Sekiya (Chiba University, Japan)

B1L-C-03 Input Characteristic Impedance Technique of Power Converters Circuits Applied to the Maximum Power Point Tracker of Photovoltaic Panels (pp. 292–295)

Jefferson Zanotti, Denizar Martins (Universidade Federal de Santa Catarina, Brazil)

B1L-C-04 Control of AC Induction Motor Using PWM (N/A)

Rajeb Ibsaim, Amer Daeri (Zawia University, Libya)

Lecture Session (B2L-A): VLSI Systems & Applications III (Timing and Variation Aware Systems)

B2L-A-01 An Area-Overhead-Oriented Monitoring-Path Selection Algorithm for Suspicious Timing (pp. 300–303)

Error Prediction

Shinnosuke Yoshida, Youhua Shi, Masao Yanagisawa, Nozomu Togawa (Waseda University, Japan)

B2L-A-02 A Write-Reducing and Error-Correcting Code Generation Method for Non-Volatile Memories (pp. 304–307)

Tatsuro Kojo, Masashi Tawada, Masao Yanagisawa, Nozomu Togawa (Waseda University, Japan)

B2L-A-03 Self-Adjusting Mechanism to Dynamically Suppress the Effect of PVT Variations on Clock Skew (pp. 308–311)

Tsung-Tang Lin, Wen-Pin Tu, Shih-Hsu Huang (Chung Yuan Christian University, Taiwan)

B2L-A-04 Timing Analysis and Optimization of Voltage Scaled CMOS Digital Circuits with Dual-V_{th} Devices (pp. 312–315)

Anne Lorraine Luna, John Richard Hizon, Louis Alarcon (University of the Philippines, Philippines)

B2L-A-05 100-Mbps Transceiver for Enhanced MIL-STD-1553 (pp. 316–319)

Divya Duvvuri, Vijaya Sankara Rao Pasupureddi (International Institute of Information Technology, Hyderabad, India), J Chattopadhyay (Defence Research and Development Organization, India)

Special Session (B2L-B): Image Sensor Based Visible Light Communication

B2L-B-01 Spatially-Modulated Space-Time Coding in Visible Light Communications Using 2×2 LED Array (pp. 320–323)

Katsunori Ebihara, Koji Kamakura (Chiba Institute of Technology, Japan), Takaya Yamazato (Nagoya University, Japan)

B2L-B-02 A Study on Parallel Transmission Wireless Visible Light Communications Using Color Shift Keying (pp. 324–327)

Tadahiro Wada, Haruki Furukawa, Kaiji Mukumoto (Shizuoka University, Japan)

B2L-B-03 BER Characteristic of Optical-OFDM Using OCI (pp. 328–331)

Yuki Goto (Nagoya University, Japan), Isam Takai (TOYOTA Central R&D Labs., Inc., Japan), Takaya Yamazato, Hiraku Okada, Akitoshi Fujii (Nagoya University, Japan), Shoji Kawahito (Shizuoka University, Japan), Shintaro Arai (Kagawa National College of Technology, Japan), Tomohiro Yendo (Nagaoka University of Technology, Japan), Koji Kamakura (Chiba Institute of Technology, Japan)

B2L-B-04 Channel Fluctuation Measurement for Image Sensor Based I2V-VLC, V2I-VLC, and V2V-VLC (pp. 332–335)

Masayuki Kinoshita, Takaya Yamazato, Hiraku Okada, Toshiaki Fujii (Nagoya University, Japan), Shintaro Arai (Kagawa National College of Technology, Japan), Tomohiro Yendo (Nagaoka University of Technology, Japan), Koji Kamakura (Chiba Institute of Technology, Japan)

B2L-B-05 Improving Communication Rate of Visible Light Communication System Using High-Speed Camera (pp. 336–339)

Daigo Iwase, Makoto Kasai, Tomohiro Yendo (Nagaoka University of Technology, Japan), Shintaro Arai (Kagawa National College of Technology, Japan), Takaya Yamazato, Hiraku Okada, Toshiaki Fujii (Nagoya University, Japan)

Lecture Session (B2L-C): RF building blocks

B2L-C-01 A 0.5-V 2.5-GHz High-Gain Low-Power Regenerative Amplifier Based on Colpitts Oscillator Topology in 65-nm CMOS (pp. 340–343)

Taisuke Hamada, Hao Jiang, Yiming Fang, Hiroyuki Ito, Noboru Ishihara, Kazuya Masu (Tokyo Institute of Technology, Japan)

B2L-C-02 Design of Ultra-Low Voltage and Low-Power CMOS Current Bleeding Mixer (pp. 344–347)

Gim-Heng Tan, Roslina Mohd Sidek, Maryam Mohd Isa (Universiti Putra Malaysia, Malaysia)

B2L-C-03 A Wideband CMOS LNA-Mixer for Cognitive Radio Receiver (pp. 348–351)

Nandini Vitee, Harikrishnan Ramiah, Wei-Keat Chong (University of Malaya, Malaysia)

B2L-C-04 A Dc-2.5GHz Voltage Variable Attenuator in 0.18- μ m CMOS Technology (pp. 352–355)

Ibrahim Abdalla, Ahmed Allam (Egypt-Japan University of Science and Technology, Egypt), Ramesh Pokharel, Hongting Jia (Kyushu University, Japan)

B2L-C-05 A Low-Voltage High-Linearity Low Noise Amplifier for Wireless Body Area Networks (pp. 356–358)

Ren-Yuan Huang, Ro-Min Weng, Huo-Ying Chang (National Dong Hwa University, Taiwan)

Lecture Session (B3L-A): Embedded Systems

B3L-A-01 Interleaved-bitslice AES Encryption and Decryption with Massive-Parallel Mobile Embedded Processor (pp. 359–362)

Takeshi Kumaki, Takeshi Fujino (Ritsumeikan University, Japan), Tetsushi Koide (Hiroshima University, Japan)

B3L-A-02 Low Cost Hardware Implementation for Traffic Sign Detection System (pp. 363–366)

Anh-Tuan Hoang, Tetsushi Koide, Masaharu Yamamoto (Hiroshima University, Japan)

B3L-A-03 Custom Instruction Search for Application Specific Instruction-Set Processor Using Guided Simulated Annealing (pp. 367–370)

Amr Fathy, Tsuyoshi Isshiki, Gongju Li, Hiroaki Kunieda (Tokyo Institute of Technology, Japan)

B3L-A-04 A Dual-Mode Scheduling Algorithm for Task Graphs with Data Parallelism (pp. 371–374)

Yang Liu, Lin Meng, Ittetsu Taniguchi, Hiroyuki Tomiyama (Ritsumeikan University, Japan)

B3L-A-05 Dalvik Bytecode Acceleration Using Fetch/Decode Hardware Extension with Hybrid Execution (pp. 375–378)

Surachai Thongkaew, Tsuyoshi Isshiki, Dongju Li, Hiroaki Kunieda (Tokyo Institute of Technology, Japan)

Special Session (B3L-B): Systems and Networks for Safe and Secure Life

B3L-B-01 Relations on the Bounds of the Number of Channels on Multi-Hop Wireless Networks (pp. 379–382)

Hiroshi Tamura (Chuo University, Japan), Kaoru Watanabe (Osaka Electro-Communication University, Japan), Shoji Shinoda (Waseda University, Japan)

B3L-B-02 A Study on Bicycle Crash Risk Based on GPS Trajectories Collected from Bidirectional Traffic (pp. 383–386)

Dongwook Lee, Sangjun Park, Minsoo Hahn (Korea Advanced Institute of Science and Technology, Korea, South)

B3L-B-03 Improvement and Evaluation of the Wireless Ad Hoc Network Protocol FORP for Inter-Vehicle Communications (pp. 387–390)

Takuya Nishimaki, Koichi Gyoda (Shibaura Institute of Technology, Japan)

B3L-B-04 Wide Area Sensor Network for Disaster Prevention and Monitoring: Concept and Service Coverage (pp. 391–394)

Yongnu Jin, Kyung Sup Kwak (Inha University, Korea, South), Masakazu Sengoku (Niigata University, Japan), Shoji Shinoda (Chuo University, Japan)

B3L-B-05 Implementation of Web-Based System for Building Damage Assessment on Online Network - Case Studies of Typhoon MAN-YI (1318) and Typhoon WIPHA (1326) in Japan - (pp. 395–398)

Munenari Inoguchi, Keiko Tamura (Niigata University, Japan), Kei Horie (InterRisk Research Institute & Consulting, Inc., Japan), Haruo Hayashi (Kyoto University, Japan)

Lecture Session (B3L-C): Biomedical Circuits and Systems

B3L-C-01 An Energy-Efficient Baseband Transmitter Design for Implantable Biotelemetry Applications (pp. 399–402)

Deyasini Majumdar, Mithun Ceekala, Kamal El-Sankary, Christian Schlegel (Dalhousie University, Canada)

B3L-C-02 Design Considerations of a Low-Noise Receiver Front-End and its Spiral Coil for Portable NMR Screening (pp. 403–406)

Diyang Zhao, Ka-Meng Lei, Pui-In Mak, Man-Kay Law, Rui Martins (Universidade de Macau, Macau)

B3L-C-03 An Ultra-Low Voltage Comparator with Improved Comparison Time and Reduced Offset Voltage (pp. 407–410)

Yongfu Li, Wei Mao, Zhe Zhang, Yong Lian (National University of Singapore, Singapore)

B3L-C-04 Study on Analysis of Movement-Related Cortical Potentials Included in Saccade-Related EEG (pp. 411–414)

Motoki Hayakawa, Shoya Ueda (Chubu University, Japan), Akitoshi Itai (Chubu University, Japan), Arao Funase (Nagoya Institute of Technology, Japan)

B3L-C-05 Sensor Factors Influencing Photoplethysmography (pp. 415–418)

Ammar Timimi, Mohd Ali (Universiti Kebangsaan Malaysia, Malaysia)

Lecture Session (B4L-A): Circuits and Systems for Communications 1

B4L-A-02 Jitter Compensation Technique for Continuous-Time Sigma-Delta Modulator (pp. 423–426)

Zong-Yi Chen, Chung-Chih Hung (National Chiao Tung University, Taiwan)

B4L-A-03 A 1.04 mm^2 , Low-Power Front-End Circuit of Receiver in $0.18\mu\text{m}$ CMOS for IEEE 802.11a Application (pp. 427–430)

Chang-Hsi Wu, Yu-Po Lin, Hong-Cheng You, Shun-Zhao Huang (Lunghwa University of Science and Technology, Taiwan)

B4L-A-04 Area-Efficient Check Node Unit Architecture for Single Block-Row Quasi-Cyclic LDPC Codes (pp. 431–434)

Chuan Zhang, Shenghui Weng, Xiaohu You (Southeast University, China), Zhongfeng Wang (Broadcom Corporation, United States)

B4L-A-05 Statistical Analysis of Inner Products from Normal-Vectors to 3D Point Cloud Clustering (pp. 435–438)

Tomitaka Hotta, Munetoshi Iwakiri (National Defense Academy of Japan, Japan)

Special Session (B4L-B): Recent Advance on Signal Processing for Audio and Acoustic System

B4L-B-01 An Insertion Loss Control Method for Supplementing Cancellation Effect Deteriorated by Echo Path Change in Hands Free Telecommunication System (pp. 439–442)

Kensaku Fujii (Kodaway Laboratory, Japan), Mitsuji Muneyasu (Kansai University, Japan),
Takuya Sawada, Takuto Yoshioka, Masakazu Morimoto (University of Hyogo, Japan)

B4L-B-02 A Study on Using Microcontroller to Design Active Noise Control Systems (pp. 443–446)

Kuo Kai Shyu, Chung Ying Ho (National Central University, Taiwan), Cheng Yuan Chang
(Chung Yuan Christian University, Taiwan)

B4L-B-03 A Study on Acoustic Beam Steering with Parametric Loudspeaker Based on Individual Delay-Filtering for Carrier and Sideband Waves (pp. 447–450)

Masato Nakayama, Takanobu Nishiura (Ritsumeikan University, Japan), Ryota Okuno, Noboru
Nakasako (Kindai University, Japan)

B4L-B-04 Integration of Active Noise Control and Other Acoustic Signal Processing Techniques (pp. 451–454)

Yoshinobu Kajikawa (Kansai University, Japan)

B4L-B-05 Phase Shift Compensation on Active Vibration Isolation System Using Adaptive Signal Processing (pp. 455–458)

Yun-Hui Liu, Hung-En Hsieh, Wei-Hao Wu (Southern Taiwan University of Science and
Technology, Taiwan)

Lecture Session (B4L-C): Sensor Systems and Emerging Memory Technology

B4L-C-01 A Study on Gas Sensors Using a SAW Device

(pp. 459–462)

Katsutoshi Sugiyama, Katsutoshi Saeki, Minoru Saito Nihon, Yoshifumi Sekine (Nihon University, Japan)

B4L-C-02 A Low-Voltage Low-Power CMOS Time-Domain Temperature Sensor Accurate to Within [-0.1, +0.5]°C from -40°C to 125°C

Jun Tan, Alexander Rolapp, Eckhard Hennig (IMMS GmbH, Germany)

B4L-C-03 A Dual-Exposure in-Pixel Charge Subtraction CTIA CMOS Image Sensor for Centroid Measurement in Star Trackers

Xinyuan Qian, Menghan Guo, Hang Yu, Shoushun Chen, Kay Soon Low (Nanyang Technological University, Singapore)

B4L-C-04 Soft-Error Tolerant TCAMs for High-Reliability Packet Classifications

(pp. 471–474)

Infall Syafalni (Kyushu Institute of Technology, Japan), Tsutomu Sasao (Meiji University, Japan), Xiaoqing Wen, Stefan Holst, Kohei Miyase (Kyushu Institute of Technology, Japan)

B4L-C-05 Multilevel Phase Change Memory Cell Model

(pp. 475–478)

Nemat El-Hassan, Thulasiraman Nandha Kumar, Haider Abbas F. Almurib (University of Nottingham, Malaysia)

Poster Session (B5P-D): Digital Signal Processing, Multimedia Systems and its Applications

B5P-D-01 Closed-Form Design of Fixed Fractional Hilbert Transformer Using Discrete Sine Transform (pp. 479–482)

Chien-Cheng Tseng (National Kaohsiung First University of Science and Technology, Taiwan),
Su-Ling Lee (Chang-Jung Christian University, Taiwan)

B5P-D-02 Digital Image Sharpening Using Riesz Fractional Order Derivative and Discrete Hartley Transform (pp. 483–486)

Chien-Cheng Tseng (National Kaohsiung First University of Science and Technology, Taiwan),
Su-Ling Lee (Chang-Jung Christian University, Taiwan)

B5P-D-03 Pilot Based LMMSE Channel Estimation for Multi-User MIMO- OFDM Systems with Power Delay Profile (pp. 487–490)

Krishna Patteti (SVS Group Of institutions, India), Anil Kumar Tipparti (SR Engineering College, India), Kishan Rao Kalithkar (Vaagdevi College of Engineering, India)

B5P-D-04 Patch-Based Finger Encoding for Hand Posture Recognition (pp. 491–494)

Kanjana Pattanaworapan (Bangkok University, Thailand), Kosin Chamnongthai (King Mongkut's University of Technology Thonburi, Thailand)

B5P-D-05 Skew Tolerance Analysis and Layout Design of 4×4 Multiplier Using Two Phase Clocking Subthreshold Adiabatic Logic (pp. 495–498)

Kazunari Kato, Yasuhiro Takahashi, Toshikazu Sekine (Gifu University, Japan)

B5P-D-06 Adaptive Filter-Based Reconstruction Engine Design for Compressive Sensing (pp. 499–502)

Nai-Shan Huang, Yu-Min Lin, Yi Chen, An-Yeu Wu (National Taiwan University, Taiwan)

B5P-D-07 Least-Squares Design of IIR All-Pass Filters Using Closed-Form Toeplitz-Plus-Hankel Matrix (pp. 503–506)

Yue-Dar Jou (R.O.C. Military Academy, Taiwan), Fu-Kun Chen (Southern Taiwan University of Science and Technology, Taiwan)

B5P-D-08 High-Efficiency Multiple 4×4 and 8×8 Inverse Transform Design with a Cost-Effective Unified Architecture for Multistandard Video Decoders (pp. 507–510)

Chia-Wei Chang, Hao-Fan Hsu, Chih-Peng Fan (National Chung Hsing University, Taiwan)

B5P-D-09 AMVP Prediction Algorithm for Adaptive Parallel Improvement of HEVC (pp. 511–514)

Xiantao Jiang (Tongji University, China), Tian Song, Takashi Shimamoto (Tokushima University, Japan), Lisheng Wang (Tongji University, China)

B5P-D-10 Temporal Prediction Improvement for Parallel Processing of HEVC (pp. 515–518)

Xiantao Jiang (Tongji University, China), Tian Song, Takashi Shimamoto, Wen Shi (Tokushima University, Japan), Lisheng Wang (Tongji University, China)

B5P-D-11 New Algorithm for Signed Integer Comparison in Four-Moduli Superset $\{2^n, 2^{n-1}, 2^{n+1}, 2^{n+1} - 1\}$ (pp. 519–522)

Thian Fatt Tay, Chip-Hong Chang (Nanyang Technological University, Singapore)

B5P-D-12 Conflict-Free FFT Circuit Using Loop Architecture by 5-Bank Memory System (pp. 523–526)

Takashi Nishitsuji, Takashi Kakue, Tomoyoshi Shimobaba, Tomoyoshi Ito (Chiba University, Japan)

B5P-D-13 Intensity/Saturation Enhancement Based on Differential Gray-Levels Histogram Equalization (pp. 527–530)

Naoki Nakajima, Akira Taguchi (Tokyo City University, Japan)

B5P-D-14 Accurate and Low-Cost DOA Estimation Method Using Array Covariance Matrix Elements (pp. 531–534)

Yuu Yuu, Koichi Ichige (Yokohama National University, Japan)

B5P-D-15 DOA Estimation for Low-Cost Array Antenna System Based on GROUSE and EM Algorithms (pp. 535–538)

Keita Yamada, Koichi Ichige (Yokohama National University, Japan)

B5P-D-16 Lossless Data Hiding Method Using Error Correction Code (pp. 539–542)

Tsubasa Nobeoka, Leonardo Lanante Jr., Masayuki Kurosaki, Hiroshi Ochi (Kyushu Institute of Technology, Japan)

B5P-D-17 Design of Computational Circuit for Calculation of Parallel Phase-Shifting Digital Holography (pp. 543–546)

Shunsuke Matoba, Takashi Kakue, Tomoyoshi Shimobaba, Tomoyoshi Ito (Chiba University, Japan), Nobuyuki Masuda (Tokyo University of Science, Japan)

B5P-D-18 Development of Volumetric Display Based on Multi-Bit Color Led (pp. 547–550)

Ryuji Hirayama, Hirotaka Nakayama, Takashi Kakue, Tomoyoshi Shimobaba, Tomoyoshi Ito (Chiba University, Japan), Atsushi Shiraki (Kisarazu National College of Technology, Japan)

Poster Session (B6P-D): Sensor Systems, Emerging Memory Technology, Power Converters, Emerging Circuits & Systems

B6P-D-01 A 20 GHz Power Detector with 176 mV/dB Conversion Gain (pp. 551–554)

Chua-Chin Wang, Deng-Shian Wang, Shiou-Ya Chen, Chia-Ming Chang (National Sun Yat-Sen University, Taiwan)

B6P-D-02 Secure Scan Design Using Improved Random Order and its Evaluations (pp. 555–558)

Masaru Oya, Yuta Atobe, Youhua Shi, Masao Yanagisawa, Nozomu Togawa (Waseda University, Japan)

B6P-D-03 Detecting Clones in Wireless Sensor Networks Using Single Stage Memory Random Walk with Network Division (pp. 559–562)

Wazir Zada Khan, N M Saad (Universiti Teknologi PETRONAS, Malaysia), Mohammed Y Aalsalem (Jazan University, Saudi Arabia), Yang Xaing (Deakin University, Australia)

B6P-D-04 An All-Digital Battery Capacity Monitor Using Calibrated Current Estimation Approach (pp. 563–566)

Chua-Chin Wang, Wen-Je Lu, Min-Yu Tseng (National Sun Yat-Sen University, Taiwan)

B6P-D-05 Simple and Concise Photovoltaic Power Generation System Installed in Veranda (pp. 567–570)

Keiju Matsui, Eiji Oishi (Minna-denryoku, Ltd., Japan), Mikio Yasubayashi, Yasutaka Kawata, Masayoshi Umeno, Hideo Uchida, Masaru Hasegawa (Chubu University, Japan)

B6P-D-06 Automotive Hybrid Voltage Regulator Design with Adaptive LDO Dropout Using Load-Sense Technique (pp. 571–574)

Krishna Kanth Gowri Avalur (AMS Semiconductors India pvt. ltd., India), Syed Azeemuddin (International Institute of Information Technology, Hyderabad, India)

B6P-D-07 Analysis of Two-Phase on-Chip Step-Down Switched Capacitor Power Converters (pp. 575–578)

Junmin Jiang (Hong Kong University of Science and Technology, Hong Kong), Yan Lu (Universidade de Macau, Macau), Wing-Hung Ki (Hong Kong University of Science and Technology, Hong Kong)

B6P-D-08 A Fast and Precise Circuit Simulation Method for Switching Power Converters Using a Mixture of Circuits and Behavioral Models (pp. 579–582)

Kei Watanabe, Mikio Abe (Chuo University, Japan), Toru Sai (Tokyo Polytechnic University, Japan), Yasuhiro Sugimoto (Chuo University, Japan)

B6P-D-10 A Critical Net Reshape-Router for High-Performance VLSI Layout Design (pp. 587–590)

Yusuke Morimoto, Mitsuru Matsushita, Michiaki Muraoka, Masahiko Toyonaga (Kochi University, Japan)

Poster Session (B7P-D): VLSI Systems & Applications and System-on-Chip

B7P-D-01 High-Voltage Tolerant Switch Configuration Using Standard 3.3-V 0.5- μ m Silicon-on-Sapphire CMOS Transistors (pp. 591–594)

Asish Zac Alex, Torsten Lehmann (University of New South Wales, Australia)

B7P-D-02 A Region Adaptive Encoding Algorithm for Simple Image Compression (pp. 595–598)

Ying-Jou Chen, Jian-Jiun Ding, Ching-Wen Hsiao, Hao-Hsuan Chang (National Taiwan University, Taiwan)

B7P-D-03 Design of an Efficient Active Noise Cancellation Circuit for in-Ear Headphones (pp. 599–602)

Hung Chen, Son Vu, Yuan Weng, Huang Huang, Ting Tsai, Cheng Liu (Feng Chia University, Taiwan), Hung Wang (Merry Electronics Co., Ltd., Taiwan)

B7P-D-04 On Maximizing Tree Reliability Based on Minimum Diameter Spanning Tree (pp. 603–606)

Genya Ishigaki, Masao Yoshida, Norihiko Shinomiya (Soka University, Japan)

B7P-D-05 Impact of on-Chip Interconnects on Vertical Signal Propagation in 3D ICs (pp. 607–610)

Nanako Niioka, Masayuki Watanabe, Rosely Karel, Tetsuya Kobayashi, Masashi Imai, Masa-Aki Fukase, Atsushi Kurokawa (Hirosaki University, Japan)

B7P-D-06 Abstract Bus Interface Unit for ESL Design from TLM 2.0 Communications to the Real Bus Protocol (pp. 611–614)

Hua-Hsin Yeh, Wen-Pin Tu, Jian-Zhi Shen (Chung Yuan Christian University, Taiwan), Tung-Hua Yeh (Industrial Technology Research Institute, Taiwan), Shih-Hsu Huang (Chung Yuan Christian University, Taiwan)

B7P-D-07 A Real-Time Architecture of Multiple Features Extraction for Vehicle Verification (pp. 615–618)

Li-Hung Wang, Chao-Kai Cheng, Chung-Bin Wu (National Chung Hsing University, Taiwan)

B7P-D-08 Adjacent Common Centroid Placement for Analog IC Layout Design (pp. 619–622)

Kenichiro Murotatsu, Kunihiro Fujiyoshi (Tokyo University of Agriculture and Technology, Japan)

B7P-D-09 LVQ Neural Network SoC Adaptable to Different on-Chip Learning and Recognition Applications (pp. 623–626)

Fengwei An, Toshinobu Akazawa, Shogo Yamazaki, Lei Chen, Hans Juergen Mattausch (Hiroshima University, Japan)

B7P-D-10 Power Dissipation Analysis of Memristor for Low Power Integrated Circuit Applications (pp. 627–630)

Haruki Ogata, Yasuhiro Takahashi, Toshikazu Sekine (Gifu University, Japan)

B7P-D-11 Design of Low Power and Improved tlash Comparator for SAR ADC (pp. 631–634)

Iffa Sharuddin, Lini Lee (Multimedia University Cyberjaya, Malaysia)

B7P-D-12 Design and Simulation of a Wideband Channelized Transceiver for DRFM Applications (pp. 635–638)

Ajinkya Kale, Vijaya Sankara Rao Pasupureddi (International Institute of Information Technology, Hyderabad, India), J Chattopadhyay (Defence Research and Development Organization, India)

B7P-D-13 Efficient Data Transfer Scheme Using Word-Pair-Encoding-Based Compression for Large-Scale Text-Data Processing (pp. 639–642)

Hasitha Waidyasooriya, Daisuke Ono, Masanori Hariyama, Michitaka Kameyama (Tohoku University, Japan)

B7P-D-14 Privacy Preserving Face Recognition in Encrypted Domain (pp. 643–646)

Ovgu Ozturk Ergun (Bahcesehir University, Turkey)

B7P-D-15 A Note on the Energy-Aware Mapping for NoCs (pp. 647–650)

Satoshi Tayu, Shuichi Ueno (Tokyo Institute of Technology, Japan)

B7P-D-16 FPGA Implementation of Type Identifier for Colorectal Endoscopic Images with NBI Magnification (pp. 651–654)

Tetsushi Koide, Anh-Tuan Hoang, Takumi Okamoto, Satoshi Shigemi, Tsubasa Mishima, Toru Tamaki, Bisser Raytchev, Kazufumi Kaneda, Yoko Kominami, Rie Miyaki, Taiji Matsuo, Shigeto Yoshida, Shinji Tanaka (Hiroshima University, Japan)

Lecture Session (C1L-A): Circuits and Systems for Communications 2

C1L-A-01 CAN Compression Using Signal Rearrangement (pp. 655–658)

Yujing Wu, Zheyen Piao, Jun-Ho Kim, Jin-Gyun Chung (Chonbuk National University, Korea, South)

C1L-A-02 An 8 Gbps, 4:1 Transition-Aware Self-Toggling Multiplexer (pp. 659–662)

Wei-Zen Chen, Yi-Hung Yang (National Chiao Tung University, Taiwan)

C1L-A-03 Simplified Forced Convergence Decoding Algorithm for Low Power LDPC Decoders (pp. 663–666)

Byung Jun Choi, Myung Hoon Sunwoo (Ajou University, Korea, South)

C1L-A-04 New Parallel MDC FFT Processor with Efficient Scheduling Scheme (pp. 667–670)

Moon Gi Kim, Sung Kyung Shin, Myung Hoon Sunwoo (Ajou University, Korea, South)

C1L-A-05 The Next Hop Selection of Distance Vector by Local Centrality Measure (pp. 671–674)

Yoshihiro Kaneko, Yuhei Ishii (Gifu University, Japan), Keisuke Watanabe (Giuf University, Japan)

Special Session (C1L-B): Technologies for Innovative Multi-Core NoC

C1L-B-01 A Systematic Network-on-Chip Traffic Modeling and Generation Methodology (pp. 675–678)

Zhe Wang (Hong Kong University of Science and Technology, Hong Kong), Weichen Liu (Chongqing University, China), Jiang Xu, Xiaowen Wu, Zhehui Wang (Hong Kong University of Science and Technology, Hong Kong), Bin Li, Ravi Iyer, Ramesh ILLikkal (Intel Labs, United States)

C1L-B-02 An NoC-Based Evaluation Platform for Safety-Critical Automotive Applications (pp. 679–682)

Tomohiro Yoneda (National Institute of Informatics, Japan), Masashi Imai (Hirosaki University, Japan), Hiroshi Saito (University of Aizu, Japan), Takahiro Hanyu (Tohoku University, Japan), Kenji Kise (Tokyo Institute of Technology, Japan), Yuichi Nakamura (NEC Corporation, Japan)

C1L-B-03 Highly Reliable Single-Ended Current-Mode Circuit for an Inter-Chip Asynchronous Communication Link (pp. 683–686)

Akira Mochizuki, Hirokatsu Shirahama, Naoya Onizawa, Takahiro Hanyu (Tohoku University, Japan)

C1L-B-04 Energy-and-Performance Efficient Differential Domino Logic Cell Libraries for QDI-Model-Based Asynchronous Circuits (pp. 687–690)

Masashi Imai (Hirosaki University, Japan), Tomohiro Yoneda (National Institute of Informatics, Japan)

C1L-B-05 An Extended Framework for Worst-Case Throughput Analysis with Router Constraint (pp. 691–694)

Vineeth Mohan (Hong Kong University of Science and Technology, Hong Kong), Wenjing Hsu (Nanyang Technological University, Singapore), Wei Zhang, Xiaowen Wu (Hong Kong University of Science and Technology, Hong Kong)

Lecture Session (C1L-C): Emerging Circuits and Systems Technologies and Techniques

C1L-C-01 A Low-Power Subthreshold-to-Superthreshold Level-Shifter for Sub-0.5V Embedded Resistive RAM (ReRAM) Macro in Ultra Low-Voltage Chips (pp. 695–698)

Meng-Fan Chang, Che-Wei Wu, Jui-Yu Hung, Ya-Chin King, Chorng-Jung Lin (National Tsing Hua University, Taiwan), Mon-Shu Ho (National Chung Hsing University, Taiwan), Chia-Cheng Kuo, Shyh-Shyuan Sheu (ITRI, Taiwan)

C1L-C-02 Comparative Study of Power-Gating Architectures for Nonvolatile SRAM Cells Based on Spintronics Technology (pp. 699–702)

Yusuke Shuto, Shuu'ichiro Yamamoto, Satoshi Sugahara (Tokyo Institute of Technology, Japan)

C1L-C-03 A Novel Design of a Memristor-Based Look-Up Table (LUT) for FPGA (pp. 703–706)

Thulasiraman Nandha Kumar, Haider Abbas F. Almurib (University of Nottingham, Malaysia), Fabrizio Lombardi (Northeastern University, United States)

C1L-C-04 Numerical Free-Disposal-Hull Data-Envelopment Analysis of Potential CMOS-Successor Technologies (pp. 707–710)

Matthias Korb (Broadcom Corporation, United States), Andreas Kleine (FernUniversität Hagen, Germany)

C1L-C-05 A Randomized Algorithm for the Fixed-Length Routing Problem (pp. 711–714)

Tieyuan Pan, Ran Zhang (Waseda University, Japan), Yasuhiro Takashima (University of Kitakyushu, Japan), Takahiro Watanabe (Waseda University, Japan)

Lecture Session (C2L-A): Circuits and Systems for Communications 3

C2L-A-01 VLSI Design of an Interference Canceller for QPSK OFDM-IDMA Systems (pp. 715–718)

Mai Nozaki, Shingo Yoshizawa, Hiroshi Tanimoto (Kitami Institute of Technology, Japan)

C2L-A-02 FPGA Realization of Efficient Decimation Filter Structure Using CIC Structure for WLAN Applications (N/A)

Madheswaran Muthusamy (Mahendra Engineering College, India), Jayaprakasan V (Jawaharlal Nehru Technological University, India), Sridharan M (Mahendra Engineering College, India)

C2L-A-03 Broadband Fully Silicon Integrated Differential Balun and LNA for Space Applications (pp. 723–726)

Yves Germain, Julien Lintignat, Bernard Jarry, Bruno Barelaud (XLIM, France), Vincent Armengaud, Luc Lapierre (CNES, France)

C2L-A-04 A Design of Low Complex Log Likelihood Ratio for MIMO Decoder Using the Bit Shift (pp. 727–730)

Reina Hongyo, Thi Hong Tran, Leonardo Lanante Jr., Hiroshi Ochi (Kyushu Institute of Technology, Japan), Yuhei Nagao (Radrix Co., Ltd., Japan)

C2L-A-05 Secure Wireless Communications Using Secret Sharing and Vector Coding (pp. 731–734)

Shoichiro Yamasaki, Tomoko K. Matsushima, Shinichiro Miyazaki (Polytechnic University, Japan)

Special Session (C2L-B): Post-Silicon Adaptation for Performance, Reliability and Yield

C2L-B-01 In-situ Timing Monitoring Methods for Variation-Resilient Designs (pp. 735–738)

Youhua Shi, Nozomu Togawa (Waseda University, Japan)

C2L-B-02 Timing Error Prediction Based Adaptive Voltage Scaling for Dynamic Variation Tolerance (pp. 739–742)

Weiwei Shan, Zhipeng Xu (Southeast University, China)

C2L-B-03 Hybrid Dynamic Thermal Management Method with Model Predictive Control (pp. 743–746)

Jian Ma, Hai Wang (Electronic Science and Technology University, China), Sheldon Tan (University of California, Riverside, United States), Chi Zhang, He Tang (Electronic Science and Technology University, China)

C2L-B-04 Delay Estimation Method for Correlated Net Delay Variations (pp. 747–750)

Masatsugu Hosoki, Seiya Nagatsuka, Yasuhiro Takashima (University of Kitakyushu, Japan)

C2L-B-05 Stochastic Verification of Run-Time Performance Adaptation with Field Delay Testing (pp. 751–754)

Masanori Hashimoto (Osaka University, Japan)

Lecture Session (C2L-C): Nonlinear Circuits and Neural Systems

C2L-C-01 Characteristic Analysis and Tolerance Analysis of Nonlinear Resistive Circuits Using Integer Programming (pp. 755–758)

Kiyotaka Yamamura, Hiroshi Taki (Chuo University, Japan)

C2L-C-02 A Dualband Impedance Transformer Realized by Fractional-Order Inductor and Capacitor (N/A)

Peng Chen, Songbai He (University of Electronic Science and Technology of China, China)

C2L-C-03 Effect of Substrate Contacts on Reducing Crosstalk Noise Between TSVs (pp. 763–766)

Masayuki Watanabe, Rosely Karel, Nanako Niioka, Tetsuya Kobayashi, Masa-Aki Fukase, Masashi Imai, Atsushi Kurokawa (Hirosaki University, Japan)

C2L-C-04 Revising Algorithm for Nonnegative Matrix Factorization Based on Minimizing Quasi-L1 Norm (pp. 767–770)

Motoaki Mouri (Aichi University, Japan), Ichi Takumi (Nagoya Institute of Technology, Japan), Hiroshi Yasukawa (Aichi Prefectural University, Japan), Andrzej Cichocki (RIKEN, Japan)

C2L-C-05 Hopfield Neural Networks with Problem Perturbing Noise (pp. 771–774)

Hironori Kumeno (Matsue National College of Technology, Japan)