

**2015 IEEE International
Symposium on Performance
Analysis of Systems and Software
(ISPASS 2015)**

**Philadelphia, Pennsylvania, USA
29-31 March 2015**



**IEEE Catalog Number: CFP15PER-POD
ISBN: 978-1-4799-1958-1**

Table of Contents

2015 IEEE International Symposium on Performance Analysis of Systems and Software ISPASS 2015

Message from the General Chair	vi
Message from the Program Chair	vii
Organization and Program Committees.....	viii

Session I: Best Paper Candidates

Critical-Path Candidates: Scalable Performance Modeling for MPI Workloads	1
<i>J. Chen, R. Clapp</i>	
DELPHI: A Framework for RTL-Based Architecture Design Evaluation Using DSENT Models.....	11
<i>M. Papamichael, C. Cakir, C. Sun, O. Chen, J. Hoe, K. Mai, L. Peh, V. Stojanovic</i>	
Where Does the Time Go? Characterizing Tail Latency in Memcached	21
<i>G. Blake, A. Saidi</i>	
Micro-Architecture Independent Analytical Processor Performance and Power Modeling.....	32
<i>S. Van den Steen, S. De Pestel, M. Mechri, S. Eyerma, T. Carlson, D. Black-Schaffer, E. Hagersten, L. Eeckhout</i>	

Session II: Graphs

Graph processing platforms at scale: practices and experiences	42
<i>S. Lim, S. Lee, G. Ganesh, T. Brown, S. Sukumar</i>	
Graph-Matching-Based Simulation-Region Selection for Multiple Binaries.....	52
<i>C. Yount, H. Patil, M. Islam, A. Srikanth</i>	

Session III: Sampling

A Modeling Framework for Reuse Distance-based Estimation of Cache Performance.....	62
<i>X. Pan, B. Jonsson</i>	
Multi-Program Benchmark Definition	72
<i>A. Jacobvitz, A. Hilton, D. Sorin</i>	
Precise Computer Performance Comparisons Via Statistical Resampling Methods	83
<i>B. Li, S. Chen, L. Peng</i>	

Session IV: Operating Systems

PairMiner: mining for paired functions in kernel extensions.....	93
<i>H. Liu, B. JiaJu, Y. Wang, S. Hu</i>	
Self-monitoring Overhead of the Linux perf_event Performance Counter Interface	102
<i>V. Weaver</i>	

Hierarchical Cycle Accounting: A new method for application performance tuning	112
<i>A. Nowak, D. Levinthal, W. Zwaenepoel</i>	

Session V: Insights

Revisiting Symbiotic Job Scheduling	124
<i>S. Eyerma, P. Michaud, W. Rogiest</i>	

Micro-Architecture Independent Branch Behavior Characterization	135
<i>S. De Pestel, S. Eyerma, L. Eeckhout</i>	

Non-Volatile Memory Host Controller Interfaces Performance Analysis in High-Performance I/O Systems	145
<i>A. Awad, B. Kettering, Y. Solihin</i>	

Poster Session

Analyzing Graphics Processor Unit (GPU) Instruction Set Architectures	155
<i>K. Mayank, H. Dai, J. Wei, H. Zhou</i>	

ARACompiler: A Prototyping Flow and Evaluation Framework for Accelerator-Rich Architectures	157
<i>Y. Chen, J. Cong, B. Xiao</i>	

Can RDMA Benefit Online Data Processing Workloads on Memcached and MySQL?	159
<i>D. Shankar, X. Lu, J. Jose, Md. Wasi-ur-Rahman, N. Islam, D. K. Panda</i>	

Characterization and Cross-Platform Analysis of High-Throughput Accelerators	161
<i>K. Oka, W. Jia, M. Martonosi, K. Inoue</i>	

Eliminating On-Chip Traffic Waste: Are We There Yet?	163
<i>R. Smolinski, R. Komuravelli, H. Sung, S. Adve</i>	

Estimation-based Profiling for Code Placement Optimization in Sensor Network Programs	165
<i>L. Wan, Q. Cao, W. Zhou</i>	

Factors Affecting Scalability of Multithreaded Java Applications on Manycore Systems	167
<i>J. Qian, D. Li, W. Srisa-an, H. Jiang, S. Seth</i>	

On Latency in GPU Throughput Microarchitectures	169
<i>M. Andersch, J. Lucas, M. Alvarez-Mesa, B. Juurlink</i>	

An Updated Performance Comparison of Virtual Machines and Linux Containers	171
<i>W. Felter, A. Ferreira, R. Rajamony, J. Rubio</i>	

Session VI: Synthesizable and GPUs

Nyami: A Synthesizable GPU Architectural Model for General-Purpose and Graphics-Specific Workloads	173
<i>J. Bush, P. Dexter, T. Miller, A. Carpenter</i>	

DRAW: Investigating Benefits of Adaptive Fetch Group Size on GPU	183
<i>M. Yoon, Y. Oh, S. Lee, S. Kim, D. Kim, W. Ro</i>	

DNOC: An Accurate and Fast Virtual Channel and Deflection Routing Network-On-Chip Simulator193
G. Oxman, S. Weiss

Performance Evaluation of a DySER FPGA Prototype System Spanning the Compiler, Microarchitecture, and Hardware Implementation203
C. Ho, V. Govindaraju, T. Nowatzki, R. Nagaraju, Z. Marzec, P. Agarwal, C. Frericks, R. Cofell, K. Sankaralingam

Session VII: Mobile

Mosaic: Cross-Platform User-Interaction Record and Replay for the Fragmented Android Ecosystem215
M. Halpern, Y. Zhu, R. Peri, V. Reddi

A Study of Mobile Device Utilization225
C. Gao, A. Gutierrez, M. Rajan, R. Dreslinski, T. Mudge, C. Wu

Full-System Approach to Analyze the Impact of Next-Generation Mobile Flash Storage235
R. de Jong, A. Hansson

Session VIII: Emulation/Simulation

QTrace: An Framework for Customizable Full System Instrumentation.....245
X. Tong, A. Moshovos

Pydgin: Generating Fast Instruction Set Simulators from Simple Architecture Descriptions with Meta-Tracing JIT Compilers.....256
D. Lockhart, B. Ilbeyi, C. Batten

Reciprocal Abstraction for Computer Architecture Co-Simulation268
M. Moeng, R. Melhem, A. Jones

SynchroTrace: Synchronization-aware Architecture-agnostic Traces for Light-Weight Multicore Simulation278
S. Nilakantan, K. Sangaiyah, A. More, G. Salvador, B. Taskin, M. Hempstead

Session IX: Real Hardware

Performance and Energy Evaluation of Data Prefetching on Intel Xeon Phi.....288
D. Guttman, M. Kandemir, M. Kandaswamy, V. Calina

Emulating Cache Organizations on Real Hardware Using Performance Cloning298
Y. Wang, Y. Solihin

Prometheus: Scalable and Accurate Emulation of Task-Based Applications on Many-Core Systems.....308
G. Kestor, R. Gioiosa, D. Chavarria

Analyzing Communication Models for Distributed Thread-Collaborative Processors in Terms of Energy and Time318
B. Klenk, L. Oden, H. Froening

Characterization and analysis of a Web Search benchmark.....328
Z. Hadjilambrou, M. Kleanthous, Y. Sazeides