

# **2015 IEEE International Reliability Physics Symposium**

## **(IRPS 2015)**

**Monterey, California, USA  
19-23 April 2015**

**Pages 1-460**



**IEEE Catalog Number:** CFP15RPS-POD  
**ISBN:** 978-1-4673-7363-0

# TABLE OF CONTENTS

<b>2A-1 Impact of Electrode Surface Modulation on Time-Dependent Dielectric Breakdown .....</b>	1
<i>Kong Boon Yeap, Tian Shen, Galor Wenyi Zhang, Sing Fui Yap, Brian Holt, Arfa Gondal, Seungman Choi, San Leong Liew, Walter Yao and Patrick Justison</i>	
<b>2A-2 A Critical Analysis of Sampling-Based Reconstruction Methodology for Dielectric Breakdown Systems (BEOL/MOL/FEOL).....</b>	6
<i>Ernest Wu, James Stathis, Baozhen Li, Barry Linder, Kai Zhao and Griselda Bonilla</i>	
<b>2A-3 Intrinsic Reliability of Local Interconnects for N7 and Beyond .....</b>	17
<i>K. Croes, A. Lesniewska, C. Wu, I. Ciolfi, A. Banczerowska, B. Briggs, S. Demuynck, Zs. Tokei, J. Bömmels, Y. Saad and W. Gao</i>	
<b>2A-4 Intrinsic Mechanism of Non-Linearity in Weibull TDDB Lifetime and Its Impact on Lifetime Prediction .....</b>	22
<i>Kenji Okada, Kazumi Kurimoto and Mitsuhiro Suzuki</i>	
<b>2B-1 Self-Heating Characterization of FinFET SOI Devices Using 2D Time Resolved Emission Measurements.....</b>	27
<i>Franco Stellar, Keith A. Jenkins, Alan J. Weger, Barry Linder and Peilin Song</i>	
<b>2B-2 Power Debug on Fully Integrated Voltage Regulators (FIVR) Circuitry Introduced Deep Low Power States.....</b>	33
<i>Yuan-Chuan Steven Chen, Dave Budka, Austin Gibertini and Joe Davis</i>	
<b>2B-3 Effects of Front-End-Of Line Process Variations and Defects on Retention Failure of Flash Memory: Charge Loss/Gain Mechanism .....</b>	39
<i>Jongwoo Park, Miji Lee, Hanbyul Kang, Wooram Ko, Eunkyeong Choi, Junsik Im, Minwoo Lee, Dohwan Chung, Jinchul Park, Sangchul Shin and Sangwoo Pae</i>	
<b>2B-4 Time-Integrated Photon Emission as a Function of Temperature in 32 nm CMOS .....</b>	43
<i>Andrea Bahgat Shehata, Alan J. Weger, Franco Stellar, Peilin Song, Hervé Deslandes, Ted Lundquist and Euan Ramsay</i>	
<b>2C-1 Susceptibility of Planar and 3D Tri-Gate Technologies to Muon-Induced Single Event Upsets .....</b>	50
<i>Norbert Seifert, Shah Jahinuzzaman, Jyothi Velamala and Nikunj Patel</i>	
<b>2C-2 Muons and Thermal Neutrons SEU Characterization of 28nm UTBB FD-SOI and Bulk eSRAMs.....</b>	56
<i>Gilles Gasiot, Dimitri Soussan, Jean-Luc Autran, Victor Malherbe and Philippe Roche</i>	
<b>2C-3 Critical Charge Dependence of Correlation of Different Neutron Sources for Soft Error Testing.....</b>	61
<i>Hiroko Mori, Taiki Uemura, Hideya Matsuyama, Shin-ichiro Abe and Yukinobu Watanabe</i>	
<b>2C-4 Influence of Supply Voltage on the Multi-Cell Upset Soft Error Sensitivity of Dual- and Triple-Well 28 nm CMOS SRAMs.....</b>	66
<i>Balaji Narasimham, Jung K. Wang, Narayana Vedula, Saket Gupta, Brandon Bartz, Carl Monzel, Indranil Chatterjee, Bharat L. Bhava, Ronald D. Schrimpf and Robert A. Reed</i>	
<b>2D-1 A Case Study of Electromigration Reliability: From Design Point to System Operations.....</b>	71
<i>Baozhen Li, Paul Muller, James Warnock, Leon Sigal and Dinesh Badami</i>	
<b>2D-2 Mechanisms of Electromigration Under AC and Pulsed-DC Stress in Cu/Low-k Dual Damascene Interconnects.....</b>	77
<i>M. H. Lin and A. S. Oates</i>	
<b>2D-3 An Evaluation of Accelerated Failure Time Models of Stress-Migration and Stress-Induced Voiding Failures Under Vias .....</b>	83
<i>Gavin D. R. Hall and Darryl D. J. Allman</i>	
<b>2D-4 Diagnostic Electromigration Reliability Evaluation with a Local Sensing Structure .....</b>	89
<i>Fen Chen, Eric McCullen, Cathryn Christiansen, Michael Shinosky, Roger Dufresne, Prakash Periasamy, Rick Kontra, Carole Graas and Gary StOnge</i>	
<b>2D-5 Study of a New Electromigration Failure Mechanism by Novel Test Structure.....</b>	96
<i>L. D. Chen, B. L. Lin, M. H. Hsieh, C. W. Chang, J. S. Tsai, J. C. Peng, C. C. Chiu and Y.-H. Lee</i>	
<b>2D-6 Constant Voltage Electromigration for Advanced BEOL Copper Interconnects .....</b>	101
<i>B. J. Tang, K. Croes, N. Jourdan, J. Bömmels, Zs. Tokei, I. De Wolf, E. Wilcox and T. McMullen</i>	
<b>2E-1 Enhancement Mode Gallium Nitride Transistor Reliability .....</b>	106
<i>Alexander Lidow, Robert Strittmatter, Chunhua Zhou and Yanping Ma</i>	
<b>2E-2 Evidence for Temperature-Dependent Buffer-Induced Trapping in GaN-on-Silicon Power Transistors.....</b>	111
<i>M. Meneghini, R. Silvestri, S. Dalcanale, D. Bisi, E. Zanoni, G. Meneghesso, P. Vanmeerebeek, A. Banerjee and P. Moens</i>	
<b>2E-3 Proton Irradiation-Induced Traps Causing VT Instabilities and RF Degradation in GaN HEMTs .....</b>	117
<i>A. Sasikumar, Z. Zhang, P. Kumar, E. X. Zhang, D. M. Fleetwood, R. D. Schrimpf, P. Saunier, C. Lee, S. A. Ringel and A. R. Arehart</i>	
<b>2E-5 Trapping Characteristics and Parametric Shifts in Lateral GaN HEMTs with SiO<sub>2</sub>/AlGaN Gate Stacks .....</b>	123
<i>M. P. King, J. R. Dickerson, S. DasGupta, M. J. Marinella, R. J. Kaplar, D. Piedra, M. Sun and T. Palacios</i>	
<b>2E-6 Substrate and Temperature Influence on the Trap Density Distribution in High-k III-V MOSFETs .....</b>	131
<i>G. Sereni, L. Vandelli, R. Cavicchioli, L. Larcher, D. Veksler and G. Bersuker</i>	
<b>2F-1 Performance and Reliability of Strained SOI Transistors for Advanced Planar FDSOI Technology .....</b>	136
<i>G. Besnard, X. Garros, A. Subirats, F. Andrieu, X. Federspiel, M. Rafik, W. Schwarzenbach, G. Reimbold, O. Faynot and S. Cristoloveanu</i>	
<b>2F-2 Transistor Aging and Reliability in 14nm Tri-Gate Technology .....</b>	141
<i>S. Novak, C. Parker, D. Becher, M. Liu, M. Agostinelli, M. Chahal, P. Packan, P. Nayak, S. Ramey and S. Natarajan</i>	
<b>2F-3 Systematical Study of 14nm FinFET Reliability: From Device Level Stress to Product HTOL.....</b>	146
<i>Changze Liu, Hyun-Chul Sagong, Hyejin Kim, Seungjin Choo, Hyunwoo Lee, Yoohwan Kim, Hyunjin Kim, Bisung Jo, Minjung Jin, Jinjoo Kim, Sangsu Ha, Sangwoo Pae and Jongwoo Park</i>	

<b>2F-4 NBTI in Si<sub>0.55</sub>Ge<sub>0.45</sub> Cladding p-FinFETs: Porting the Superior Reliability from Planar to 3D Architectures .....</b>	151
Jacopo Franco, Ben Kaczer, Philippe J. Roussel, Erik Bury, Hans Mertens, Romain Ritzenthaler, Tibor Grasser, Naoto Horiguchi, Aaron Thean and Guido Groeseneken	
<b>2F-5 NBTI in Si<sub>0.5</sub>Ge<sub>0.5</sub> RMG Gate Stacks - Effect of High-k Nitridation.....</b>	156
P. Srinivasan, J. Fronheiser, S. Siddiqui, A. Kerber, L. F. Edge, S. Siddiqui, R. G. Southwick III and E. Cartier	
<b>2F-6 Thermal Behavior of Self-Heating Effect in FinFET Devices Acting on Back-End Interconnects.....</b>	162
C. W. Chang, S. E. Liu, B. L. Lin, C. C. Chiu, Y.-H. Lee and K. Wu	
<b>3A-1 A Method for Rapid Screening of Various Low-k TDDB Models.....</b>	167
Fen Chen, Carole Graas, Michael Shinosky, Chad Burke, Kai D. Feng, Craig Bocash and Ramachandran Muralidhar	
<b>3A-2 An Investigation of Dielectric Thickness Scaling on BEOL TDDB.....</b>	178
Tian Shen, Wenyi Zhang, Kong Boon Yeap, Jing Tan, Walter Yao and Patrick Justison	
<b>3A-3 On the Voltage Dependence of Copper/Low-K Dielectric Breakdown.....</b>	184
Shou-Chung Lee and A. S. Oates	
<b>3A-4 An Investigation of Capacitance Aging Model for Extreme Low-K and High-K Dielectrics.....</b>	190
M. N. Chang, Y.-H. Lee, S. Y. Lee, C. C. Chiu, D. Maji and K. Wu	
<b>3A-5 TDDB Improvement of Copper/Dielectric in the Highly-Integrated BEOL Structure for 28nm Technology Node and Beyond .....</b>	196
Cheng-Pu Chiu, Yen-Chun Liu, Bin-Siang Tsai, Yi-Jing Wang, Yeh-Sheng Lin, Yun-Ru Chen, Chien-Lin Weng, Sheng-Yuan Hsueh, Jack Hung, Ho-Yu Lai, Jei-Ming Chen, Albert H.-B. Cheng and Chien-Chung Huang	
<b>3B-1 Characterization of Time-Dependent Variability Using 32k Transistor Arrays in an Advanced HK/MG Technology .....</b>	199
P. Weekx, B. Kaczer, C. Chen, J. Franco, E. Bury, K. Chanda, J. Watt, Ph. J. Roussel, F. Catthoor and G. Groeseneken	
<b>3B-2 Transistor Reliability Variation Correlation to Threshold Voltage .....</b>	205
S. Ramey, M. Chahal, P. Nayak, S. Novak, C. Prasad and J. Hicks	
<b>3B-3 Impact of RTN on Stochastic BTI Degradation in Scaled Metal Gate / High-k CMOS Technologies .....</b>	211
A. Kerber	
<b>3B-4 Time Dependent Variability in RMG-HKMG FinFETs: Impact of Extraction Scheme on Stochastic NBTI .....</b>	217
A. Chaudhary, B. Kaczer, P. J. Roussel, T. Chiarella, N. Horiguchi and S. Mahapatra	
<b>3B-5 Origins and Implications of Increased Channel Hot Carrier Variability in nFinFETs .....</b>	225
B. Kaczer, J. Franco, M. Cho, T. Grasser, Ph. J. Roussel, S. Tyaginov, M. Bina, Y. Wimmer, L. M. Procel, L. Trojman, F. Crupi, G. Pitner, V. Putcha, P. Weekx, E. Bury, Z. Ji, A. De Keersgieter, T. Chiarella, N. Horiguchi, G. Groeseneken and A. Thean	
<b>3C-1 Managing Performance-Reliability Tradeoffs in Multicore Processors .....</b>	231
William J. Song, Saibal Mukhopadhyay and Sudhakar Yalamanchili	
<b>3C-2 Maximum Operating Voltage (VMAX) Limit for SoCs in Thin Form Factor Mobile Devices with Touch Sensitive Displays.....</b>	238
K. Maitra, T. Nguyen, K. Srinivasan, S. Chen, V. Jadhav, B. Langendorf, J. Purtell, R. Jensen, R. Gannamani, A. Marathe and R. Master	
<b>3C-3 Platform Qualification Methodology: Face Recognition .....</b>	243
Ghadeer Antanius, Rutvi Trivedi and Robert Kwasnick	
<b>3C-5 Mitigating "No Trouble Found" Component Returns .....</b>	247
A. Haggag, N. Sumikawa, A. Shaukat, J. K. Jerry Lee, Nick Aghel and Charlie Slayman	
<b>3D-1 Connecting the Physical and Application Level Towards Grasping Aging Effects.....</b>	252
Hussam Amrouch, Javier Martin-Martinez, Victor M. van Santen, Miquel Moras, Rosana Rodriguez, Montserrat Nafria and Jörg Henkel	
<b>3D-2 Localized Thermal Effect of Sub-16nm FinFET Technologies and Its Impact on Circuit Reliability Designs and Methodologies .....</b>	260
Yongsheng Sun, Canhui Zhan, Jianping Guo, Yiwei Fu, Guangming Li and Jun Xia	
<b>3D-3 Circuit Delay Variability Due to Wire Resistance Evolution Under AC Electromigration .....</b>	266
Vivek Mishra and Sachin S. Sapatekar	
<b>3D-4 Stochastic and Topologically Aware Electromigration Analysis for Clock Skew.....</b>	273
Palkesh Jain, Sachin S. Sapatekar and Jordi Cortadella	
<b>3E-1 Higher Performance and Improved Reliability: Key to Making Photovoltaics the Mainstream Sustainable Electricity Generation Source of the 21st Century .....</b>	279
J. Poortmans, E. Voroshazi, W. Deceuninck and J. Szufcik	
<b>3E-2 Degradation Mechanisms of Dye-Sensitized Solar Cells: Light, Bias and Temperature Effects .....</b>	286
Andrea Cester, Nicola Wrachien, Massimiliano Bon, Gaudenzio Meneghesso, Roberta Bertani, Roberto Tagliaferro, Simone Casolucci, Thomas M. Brown, Andrea Reale and Aldo Di Carlo	
<b>3E-3 Stress-Induced Instabilities of Shunt Paths in High Efficiency MWT Solar Cells .....</b>	294
M. Barbato, M. Meneghini, A. Cester, A. Barbato, E. Zanoni, G. Meneghesso, G. Mura, D. Tonini, A. Voltan and G. Cellere	
<b>3E-4 Negative Bias Instability in 4H-SiC MOSFETs: Evidence for Structural Changes in the SiC .....</b>	299
M. A. Anders, P. M. Lenahan and A. J. Lelis	
<b>3F-1 ESD Characterization of Planar InGaAs Devices.....</b>	304
Z. Ji, D. Linten, R. Boschke, G. Hellings, S. H. Chen, A. Alian, D. Zhou, Y. Mols, T. Ivanov, J. Franco, B. Kaczer, X. Zhang, R. Gao, J. F. Zhang, W. Zhang, N. Collaert and G. Groeseneken	
<b>3F-2 Improved GGSCR Layout for Overshoot Reduction .....</b>	311
Zaichen Chen, Robert Mertens, Collin Reiman and Elyse Rosenbaum	
<b>3F-3 Methodology to Achieve Planar Technology-Like ESD Performance in FinFET Process.....</b>	319
Jian-Hsing Lee, Manjunatha Prabhu, Konstantin Koralev, Jagar Singh, Mahadeva Iyer Natarajan and Shesh Mani Pandey	
<b>3F-4 A Novel 8kV On-Chip Surge Protection Design in xDSL Line Driver IC .....</b>	325
Sheng-Fu Hsu and Jer-Yuan Jao	

<b>4A-1 Characterization and Reliability of III-V Gate-all-Around MOSFETs .....</b>	329
<i>Mengwei Si, SangHoon Shin, Nathan J. Conrad, Jiangjiang Gu, Jingyun Zhang, Muhammad A. Alam and Peide D. Ye</i>	
<b>4A-2 Delay Effects and Frequency Dependence of NBTI with Sub-Microsecond Measurements .....</b>	335
<i>Y.-C. Huang, M.-H. Hsieh, T.-Y. Yew, W. Wang, D. Maji, Y.-H. Lee, W.-S. Chou and P.-Z. Kang</i>	
<b>4A-3 Combined Trap Generation and Transient Trap Occupancy Model for Time Evolution of NBTI during DC Multi-Cycle and AC Stress .....</b>	340
<i>Nilesh Goel, Tejas Naphade and Souvik Mahapatra</i>	
<b>4A-4 Self-Heating and Its Implications on Hot Carrier Reliability Evaluations.....</b>	347
<i>Steven Mittl and Fernando Guarín</i>	
<b>4A-5 Separation of Interface States and Electron Trapping for Hot Carrier Degradation in Ultra-Scaled Replacement Metal Gate n-FinFET .....</b>	353
<i>Miaomiao Wang, Zuoguang Liu, Tenko Yamashita, James H. Stathis and Chia-yu Chen</i>	
<b>4B-1 Radiation-Induced Soft Error Rate Analyses for 14 nm FinFET SRAM Devices.....</b>	360
<i>Soonyoung Lee, Ilgon Kim, Sungmock Ha, Cheong-sik Yu, Jinyun Noh, Sangwoo Pae and Jongwoo Park</i>	
<b>4B-2 SOI FinFET Soft Error Upset Susceptibility and Analysis .....</b>	364
<i>P. Oldiges, K. P. Rodbell, M. Gordon, J. G. Massey, K. Stawiasz, C. Murray, H. Tang, K. Kim and K. P. Muller</i>	
<b>4B-3 Multi-Cell Soft Errors at the 16-nm FinFET Technology Node .....</b>	368
<i>N Tam, B L. Bhuva, L. W. Massengill, D Ball, M McCurdy, M. L. Alles and I Chatterjee</i>	
<b>4B-4 Terrestrial SER Characterization for Nanoscale Technologies: A Comparative Study .....</b>	373
<i>N. N. Mahatme, B. Bhuva, N. Gaspard, T. Assis, Y. Xu, P. Marcoux, M. Vilchis, B. Narasimham, A. Shih, S.-J. Wen, R. Wong, N. Tam, M. Shroff, S. Koyama and A. Oates</i>	
<b>4C-1 Impact of 3D Copper TSV Integration on 32SOI FEOL and BEOL Reliability .....</b>	380
<i>M. G. Farooq, G. La Rosa, F. Chen, P. Periasamy, T. L. Graves-Abe, C. Korhandaraman, C. Collins, W. Landers, J. Oakley, J. Liu, J. Safran, S. Ghosh, S. Mittl, D. Ioannou, C. Graas, D. Berger and S. S. Iyer</i>	
<b>4C-2 Impacts of 3-D Integration Processes on Device Reliabilities in Thinned DRAM Chip for 3-D DRAM .....</b>	388
<i>Kangwook Lee, Ji-Chel Bea, Mariappan Murugesan, Takafumi Fukushima, Tetsu Tanaka and Mitsumasa Koyanagi</i>	
<b>4C-3 A Highly Reliable DRAM 3-D Wafer Thinning Process.....</b>	394
<i>Akram Ditali, Bill Black, Manny Ma, Mike Ball, Guohua Wei and J. Michael Brand</i>	
<b>4C-4 Device Performance Analysis on 20nm Technology Thin Wafers in a 3D Package .....</b>	400
<i>Sukeshwar Kannan, Rahul Agarwal, Arnaud Bousquet, Geetha Aluri and Hui-Shan Chang</i>	
<b>4C-5 Impact of Oxide Liner Properties on TSV CU Pumping and TSV Stress .....</b>	405
<i>J. De Messemaeker, O. Varela Pedreira, A. Moussa, N. Nabuissi, K. Vanstreels, S. Van Huylenbroeck, H. Philipsen, P. Verdonck, B. Vandeveldt, I. De Wolf, E. Beyne and K. Croes</i>	
<b>5A-1 General Features of Progressive Breakdown in Gate Oxides: A Compact Model .....</b>	415
<i>Felix Palumbo, Moshe Eizenberg and Salvatore Lombardo</i>	
<b>5A-2 Spectroscopy of SILC Trap Locations and Spatial Correlation Study of Percolation Path in the High-k and Interfacial Layer .....</b>	421
<i>N. Raghavan, M. Bosman and K. L. Pey</i>	
<b>5A-3 On the Volatility of Oxide Defects: Activation, Deactivation, and Transformation.....</b>	428
<i>T. Grasser, M. Wahl, W. Goes, Y. Wimmer, A.-M. El-Sayed, A. L. Shluger and B. Kaczer</i>	
<b>5A-5 Physical Understanding of Low Frequency Degradation of NMOS TDDB in High-k Metal Gate Stack-Based Technology: Implication on Lifetime Assessment .....</b>	436
<i>A. Bezza, M. Rafik, D. Roy, X. Federspiel, P. Mora, C. Diouf, V. Huard and G. Ghibaudo</i>	
<b>5A-6 New TDDB Lifetime Model for AC Inverter-Like Stress in Advance FinFET Structure .....</b>	441
<i>I. K. Chen, C. L. Chen, Y.-H. Lee, R. Lu, Y. W. Lee, H. H. Hsu, Y. W. Tseng, Y. W. Lin and J. R. Shih</i>	
<b>5A-7 The Relationship between Border Traps Characterized by AC Admittance and BTI in III-V MOS Devices.....</b>	446
<i>A. Vais, K. Martens, J. Franco, D. Lin, A. Alian, P. Roussel, S. Sioncke, N. Collaert, A. Thean, M. Heyns, G. Groeseneken and Kristin DeMeyer</i>	
<b>5B-2 Monte Carlo Model of Reset Stochastics and Failure Rate Estimation of Read Disturb Mechanism in HfO<sub>x</sub> RRAM .....</b>	452
<i>N. Raghavan, D. D. Frey, M. Bosman and K. L. Pey</i>	
<b>5B-3 Understanding Pulsed-Cycling Variability and Endurance in HfO<sub>x</sub> RRAM .....</b>	461
<i>S. Balatti, S. Ambrogio, Z.-Q. Wang, S. Sills, A. Calderoni, N. Ramaswamy and D. Ielmini</i>	
<b>5B-4 A New Prediction Method for ReRAM Data Retention Statistics Based on 3D Filament Structures .....</b>	467
<i>Z. Wei, K. Katayama, S. Muraoka, R. Yasuhara, T. Mikawa and K. Eriguchi</i>	
<b>5B-5 A Microscopic Physical Description of RTN Current Fluctuations in HfO<sub>x</sub> RRAM .....</b>	471
<i>Francesco Maria Puglisi, Paolo Pavan, Luca Vandelli, Andrea Padovani, Matteo Bertocchi and Luca Larcher</i>	
<b>5B-6 Phase-Change Memory: Feasibility of Reliable Multilevel-Cell Storage and Retention at Elevated Temperatures .....</b>	477
<i>Milos Stanisavljevic, Aravindh Athmanathan, Nikolaos Papandreou, Haralampus Pozidis and Evangelos Eleftheriou</i>	
<b>5B-7 Impact of P/E Cycling on Read Current Fluctuation of NOR Flash Memory Cell: A Microscopic Perspective Based on Low Frequency Noise Analysis.....</b>	483
<i>Xiaonan Yang, Jing Liu, Zhiwei Zheng, Yan Wang, Dandan Jiang, Shengfen Chiu, Hanming Wu and Ming Liu</i>	
<b>5C-1 Probabilistic Design for Reliability in Electronics and Photonics: Role, Significance, Attributes, Challenges .....</b>	489
<i>E. Suhir, A. Bensoussan, G. Khatibi and J. Nicolics</i>	
<b>5C-2 The Electromigration Behavior of Copper Pillars for Different Current Directions and Pillar Shapes .....</b>	502
<i>Christine Hau-Riege, YouWen Yau, Kevin Caffey, Rajneesh Kumar, YangYang Sun, Andy Bao, Milind Shah, Lily Zhao, Omar Bchir, Ahmer Syed and Steve Bezuk</i>	
<b>5C-3 Scenario for Catastrophic Failure in Interconnect Structures Under Chip Package Interaction .....</b>	507
<i>Masaki Omiya, Shoji Kamiya, Nobuyuki Shishido, Kozo Koiwa, Hisashi Sato, Masahiro Nishida, Takashi Suzuki, Tomoji Nakamura, Toshiaki Suzuki and Takeshi Nokao</i>	

<b>5C-4 Semi-Empirical Stress/Energy-Based Acceleration of Temperature Cycling Failure .....</b>	512
<i>David Huitink and Alan Lucero</i>	
<b>5C-5 CPI Reliability and EMI Benefit for MIM CAP Embedded C4 Package.....</b>	517
<i>Hyunsuk Chun, In Hak Baick, Sang-Su Ha, Eunmi Kwon, Seungbae Lee, Seil Kim, Sangwoo Pae and Jongwoo Park</i>	
<b>5C-6 Package Induced Stress Impact on Transistor Performance for Ultra-Thin SoC.....</b>	521
<i>Md. Enamul Kabir, Dave Young, Bahattin Kilic, Ioan Sauciuc, Carl Sapp and Gerald S. Leatherman</i>	
<b>6A-1 Non-Volatile Memory as Hardware Synapse in Neuromorphic Computing: A First Look at Reliability Issues .....</b>	526
<i>Robert M. Shelby, Geoffrey W. Burr, Irem Boybat and Carmelo di Nolfo</i>	
<b>6A-2 Long-Term Data for BTI Degradation in 32nm IBM Microprocessor Using HKMG Technology.....</b>	532
<i>Pong-Fei Lu, Keith A. Jenkins, K. Paul Muller and Ralf Schaufler</i>	
<b>6A-3 A Revolving Reference Odometer Circuit for BTI-Induced Frequency Fluctuation Measurements Under Fast DVFS Transients .....</b>	537
<i>Saroj Satapathy, Won Ho Choi, Xiaofei Wang and Chris H. Kim</i>	
<b>6A-4 The Impact and Implication of BTI/HCI Decoupling on Ring Oscillator .....</b>	542
<i>M.-H. Hsieh, Y.-C. Huang, T.-Y. Yew, W. Wang and Y.-H. Lee</i>	
<b>6A-5 Assessing Intrinsic and Extrinsic End-of-Life Risk Using Functional SRAM Wafer Level Testing .....</b>	547
<i>Y. Mamy Randriamihaja, W. McMahon, S. Balasubramanian, T. Nigam, B. Parameshwaran, R. Mann, T. Klick, T. Schaefer, A. Kumar, Y. Song, V. Joshi, R. Ranjan and F. Chen</i>	
<b>6A-6 SRAM Vmax Stability Considerations .....</b>	551
<i>D. Burnett, S. Balasubramanian, V. Joshi, S. Parihar, J. Higman and C. Weintraub</i>	
<b>6B-1 28nm UTBB FD-SOI Product Reliability/Performance Trade-Off Optimization through Body Bias Operation .....</b>	556
<i>P. Mora, X. Federspiel, F. Cacho, V. Huard and W. Arfaoui</i>	
<b>6B-2 Product-Level Reliability Estimator with Budget-Based Reliability Management in 20nm Technology .....</b>	561
<i>Jae-Gyung Ahn, Ming Feng Lu, Nitin Navale, Dawn Graves, Ping-Chin Yeh, Jonathan Chang and S. Y. Pai</i>	
<b>6B-3 From BTI Variability to Product Failure Rate: A Technology Scaling Perspective .....</b>	566
<i>V. Huard, D. Angot and F. Cacho</i>	
<b>6B-4 Analyzing Path Delays for Accelerated Testing of Logic Chips.....</b>	572
<i>Emily Ray, Barry Linder, Raphael Robertazzi, Kevin Stawiasz, Alan Weger, Emmanuel Yashchin, James Stathis and Peilin Song</i>	
<b>6B-5 CpK Approach for the Qualification of ECC-Designs with Single Bit Failures .....</b>	579
<i>Georg Tempel</i>	
<b>6C-1 Commercialization and Reliability of 600 V GaN Power Switches .....</b>	585
<i>Toshihide Kikkawa, Tsutomu Hosoda, Ken Shono, Kenji Imanishi, Yoshimori Asai, YiFeng Wu, Likun Shen, Kurt Smith, Dixie Dunn, Saurabh Chowdhury, Peter Smith, John Gritters, Lee McCarthy, Ronald Barr, Rakesh Lal, Umesh Mishra and Primit Parikh</i>	
<b>6C-2 Thermal Activation of PBTI-Related Stress and Recovery Processes in GaN MIS-HEMTs Using On-Wafer Heaters .....</b>	591
<i>P. Lagger, S. Donsa, P. Spreitzer, G. Pobegen, M. Reiner, H. Naharashi, J. Mohamed, H. Mösslacher, G. Prechtl, D. Pogany and C. Ostermaier</i>	
<b>6C-3 Origin of Physical Degradation in AlGaN/GaN on Si High Electron Mobility Transistors Under Reverse Bias Stressing.....</b>	598
<i>W. A. Sasangka, G. J. Syaranamual, C. L. Gan and C. V. Thompson</i>	
<b>6C-4 Time Dependent Dielectric Breakdown (TDDB) Evaluation of PE-ALD SiN Gate Dielectrics on AlGaN/GaN Recessed Gate D-Mode MIS-HEMTs and E-Mode MIS-FETs.....</b>	602
<i>Tian-Li Wu, Denis Marcon, Brice De Jaeger, Marleen Van Hove, Benoit Bakeroet, Steve Stoffels, Guido Groeseneken, Stefaan Decoutere and Robin Roelofs</i>	
<b>6C-5 Positive-Bias Temperature Instability (PBTI) of GaN MOSFETs .....</b>	608
<i>Alex Guo and Jesús A. del Alamo</i>	
<b>6C-6 Instabilities of SiC MOSFETs during Use Conditions and Following Bias Temperature Stress .....</b>	615
<i>Gregor Pobegen and Andreas Krassnig</i>	
<b>3D-1 TSV/FET Proximity Study Using Dense Addressable Transistor Arrays .....</b>	621
<i>Raphael Robertazzi, Kanak Agarwal, Bucknell Webb and Christy Tyberg</i>	
<b>BD-1 Electrical and Reliability Performance of Atomic Layer Deposition HfO<sub>2</sub> Capping Layer on Porous Low Dielectric Constant Materials .....</b>	629
<i>Kai-Chieh Kao, Chi-Jia Huang, Chang-Sian Wu and Yi-Lung Cheng</i>	
<b>BD-2 The Reversed Intrinsic Curve and Voltage Dependence for Ultra-Low k Dielectric .....</b>	633
<i>Wei-Ting Kary Chien, Atman Yong Zhao, Liwen Zhang and Flora Cheng</i>	
<b>BD-3 Effects of Copper CMP and Post Clean Process on VRDB and TDDB at 28nm and Advanced Technology Node .....</b>	638
<i>Li-Chieh Hsu, Yu Min Lin, Chien Liang Wu, Wei Kun Lee, Yen Chun Liu, Cheng Pu Chiu Chiu, Hsin Kuo Hsu, Chun Yi Wang, Chien Chung Huang and Chin Fu Lin</i>	
<b>BD-4 A Moisture-Related Breakdown Mechanism in Low-k Dielectrics Using a Multiple I-V Ramp Test .....</b>	642
<i>Sean P. Ogden, Juan Borja, Huawei Zhou, Joel L. Plawsky, Toh-Ming Lu and William N. Gill</i>	
<b>BD-5 Impact of Process Variability on BEOL TDDB Lifetime Model Assessment .....</b>	648
<i>K. Croes, D. Kocayi, I. Ciofi, J. Bömmels and Zs. Tokei</i>	
<b>BD-6 Thickness Dependence on Electrical and Reliability Properties for Dense and Porous Low Dielectric Constant Materials .....</b>	653
<i>Kai-Chieh Kao, Chi-Jia Huang, Chang-Sian Wu and Yi-Lung Cheng</i>	
<b>CA-1 NBTI and HCD Aware Behavioral Models for Reliability Analysis of Analog CMOS Circuits .....</b>	657
<i>Nils Heidmann, Nico Hellwege, Steffen Paul and Dagmar Peters-Drolshagen</i>	
<b>CA-2 Negative Bias Temperature Instability Caused by Plasma Induced Damage in 65 nm Bulk and Silicon On Thin BOX (SOTB) Processes .....</b>	663
<i>Ryo Kishida, Azusa Oshima and Kazutoshi Kobayashi</i>	

<b>CA-3 A fWLR Test Structure and Method for Device Reliability Monitoring Using Product Relevant Circuits</b>	668
<i>R.-P. Vollertsen, G. Georgakos, K. Kölpin and C. Olk</i>	
<b>CA-4 Impact of Gate Oxide Breakdown in Logic Gates from 28nm FDSOI CMOS Technology</b>	674
<i>M. Saliva, F. Cacho, C. Ndiaye, V. Huard, D. Angot, A. Bravaix and L. Anghel</i>	
<b>CA-5 Impact of Time-Zero and NBTI Variability on Sub-20nm FinFET Based SRAM at Low Voltages</b>	680
<i>N. Goel, P. Dubey, J. Kawa and S. Mahapatra</i>	
<b>CA-6 Workload-Dependent BTI Analysis in a Processor Core at High Level</b>	687
<i>O. Heron, C. Sandionigi, E. Piriou, S. Mbarek and V. Huard</i>	
<b>CA-7 Duty Cycle Shift Under Static/Dynamic Aging in 28nm HK-MG Technology</b>	693
<i>Ketul B. Sutaria, Pengpeng Ren, Abinash Mohanty, Xixiang Feng, Runsheng Wang, Ru Huang and Yu Cao</i>	
<b>CD-1 Degradation Rate for Surface Pitting in GaN HEMT</b>	698
<i>Bruce M. Paine, Vincent T. Ng, Steve R. Polmanter, Neil T. Kubota and Carl R. Ignacio</i>	
<b>CD-2 High-Voltage Stress Time-Dependent Dispersion Effects in AlGaN/GaN HEMTs</b>	705
<i>M. Wespel, M. Dammann, V. Polyakov, R. Reiner, P. Waltereit, B. Weiss, R. Quay, M. Mikulla and O. Ambacher</i>	
<b>CD-4 Threading Dislocations in III-V Semiconductors: Analysis of Electrical Conduction</b>	710
<i>V. Iglesias, M. Porti, C. Couso, Q. Wu, S. Claramunt, M. Nafria, E. Miranda, N. Domingo, G. Bersuker and A. Cordes</i>	
<b>CP-1 Mechanical Reliability Assessment of 28nm Back End of Line (BEoL) Stack Using Finite Element Analysis and Validation</b>	716
<i>Kashi Vishwanath Machani, Holm Geisler, Dirk Breuer, Frank Kuechenmeister and Jens Paul</i>	
<b>CP-3 Contact Resistance of Solder Bump with Low Cost Photosensitive Polyimide for High Performance SoC</b>	723
<i>Jongwoo Park, Jungpyo Hong, Miji Lee, Dongyoon Sun, Kyung Kang, Taesung Kim, Seungwon Kim, Sujin Kwon, Changkyu Joo, Sangsu Ha, Wooyeon Kim, Jongsu Ryu and Sangwoo Pae</i>	
<b>CP-4 Reliability of Fine Pitch COF: Influence of Surface Morphology and CuSn Intermetallic Compound Formation</b>	725
<i>Jongwoo Park, Miji Lee, Kyunghwan Min, J.-K. Choi, C.-K. Joo, S.-C. Park, Hanbyul Kang and Sangwoo Pae</i>	
<b>CP-5 High Voltage Robustness of Mold Compounds Under Different Environmental Conditions</b>	727
<i>Julie Pae, Albert Claudi and Matthias Stecher</i>	
<b>CP-6 Coupled Accelerated Stress Tests for Comprehensive Field Reliability - Synergistic Effects of Moisture and Temperature Cycling</b>	733
<i>Ankur Aggarwal, Kabir Enamul, David Huitink, Nipun Sinha, Emre Armagan and Keqin Cao</i>	
<b>EL-3 ESD Protection Clamp with Active Feedback and Mis-Trigger Immunity in 28nm CMOS Process</b>	736
<i>Srivatsan Parthasarathy, Javier A. Salcedo, Sandro Herrera and Jean-Jacques Hajjar</i>	
<b>EL-4 A Novel High Level ESD FDNSCR with Drain Side Engineering in PMIC Application</b>	741
<i>Yi-Ning He, Jhih-Ming Wang, Tien-Hao Tang and Kuan-Cheng Su</i>	
<b>EL-5 Robust ESD Self-Protected LDNMOSFET by an Enhanced Displacement-Current Triggering</b>	744
<i>Tzu-Cheng Kao, Chen-Hsin Lien, Chien-Wei Chiu, Jian-Hsing Lee, Yen-Hsiang Lo, Chung-Yu Hung, Tsung-Yi Huang and Hung-Der Su</i>	
<b>EL-6 Enhanced CDM-Robustness for the Packaged IC with the Extra Bonding Wire to the Die-Attach Plate</b>	749
<i>Tzu-Cheng Kao, Jian-Hsing Lee, Chen-Hsin Lien, Chih-Hsien Wang, Kuang-Cheng Tai and Hung-Der Su</i>	
<b>ER-1 Understanding the Underlying Degradation Physics for Proper Time-To-Failure Distribution Selection</b>	754
<i>J. W. McPherson</i>	
<b>FA-1 Electrical Model of an NMOS Body Biased Structure in Triple-Well Technology Under Photoelectric Laser Stimulation</b>	761
<i>N. Borrel, C. Champéix, M. Lisart, A. Sarafianos, E. Kussener, W. Rahajandraibe and J.-M. Dutertre</i>	
<b>FA-2 Mechanical and Thermal Stresses Characterization Maps on Cross-Sections of Forward Biased Electronic Power Devices</b>	767
<i>Thierry Kociniewski and Zoubir Khatir</i>	
<b>FA-3 Short Localization in CPU FlipChip Using Thermal Imaging and Magnetic Current Imaging: Advanced Fault Isolation Technique Comparison</b>	775
<i>Jan Gaudestad, Antonio Orozco and Jack Chen</i>	
<b>FA-4 Employing Transistor Reliability Testing as an FA Tool for Understanding HTOL Product BIST Failures</b>	780
<i>Abdullah Yassine, Lauren Blair and Wayland Seifert</i>	
<b>GD-1 The Impact of Inverter-Like Transitions on Device TDDB and Ring Oscillators</b>	784
<i>T.-Y. Yew, Y.-C. Huang, M.-H. Hsieh, W. Wang and Y.-H. Lee</i>	
<b>GD-3 Extended TDDB Power-Law Validation for High-Voltage Applications Such as OTP Memories in High-k CMOS 28nm FDSOI Technology</b>	789
<i>A. Benoit, S. Denorme, X. Federspiel, B. Allard and P. Candelier</i>	
<b>IT-2 Interconnect Design Study for Electromigration Reliability Improvement</b>	794
<i>G. Marti, L. Arnaud, D. Ney and Y. Wouters</i>	
<b>IT-3 Wafer-Level Electromigration for Reliability Monitoring: Quick-Turn Electromigration Stress with Correlation to Package-Level Stress</b>	798
<i>D. Slotke, R. J. Kamaladasa, M. Barnes, I. Tsamarel, M. Kobrinsky, Timothy McMullen and John Dunklee</i>	
<b>MY-1 Analysis of the SET and RESET States Drift of Phase-Change Memories by Low Frequency Noise Measurements</b>	803
<i>S. Souiki-Figuigui, V. Sousa, G. Ghibaudo, G. Navarro, M. Coué, L. Perniola, P. Zuliani and R. Annunziata</i>	
<b>MY-2 A Collective Relaxation Model for Resistance Drift in Phase Change Memory Cells</b>	808
<i>Abu Sebastian, Daniel Krebs, Manuel Le Gallo, Haralampos Pozidis and Evangelos Eleftheriou</i>	
<b>MY-3 Investigation of the Data Retention Mechanism and Modeling for the High Reliability Embedded Split-Gate MONOS Flash Memory</b>	814
<i>Yoshiyuki Kawashima, Takashi Hashimoto and Ichiro Yamakawa</i>	

<b>MY-4 Data Retention Statistics and Modelling in HfO<sub>2</sub> Resistive Switching Memories.....</b>	819
<i>Stefano Ambrogio, Simone Balatti, Zhong Qiang Wang, Yu-Sheng Chen, Heng-Yuan Lee, Frederick T. Chen and Daniele Ielmini</i>	
<b>MY-5 RTS Noise Reduction of 1Y-nm Floating Gate NAND Flash Memory Using Process Optimization.....</b>	825
<i>Sungho Kim, Myeongwon Lee, Gil-Bok Choi, Jaekwan Lee, Yunbong Lee, Myoungwan Cho, Kun-Ok Ahn and Jinwoong Kim</i>	
<b>MY-6 Cycling Pattern and Read/Bake Conditions Dependence of Random Telegraph Noise in Decanano-meter NAND Flash Arrays .....</b>	829
<i>Carmine Miccoli, Giovanni M. Paolucci, Christian Monzio Compagnoni, Alessandro S. Spinelli and Akira Goda</i>	
<b>MY-7 Conductive Filaments Multiplicity as a Variability Factor in CBRAM .....</b>	835
<i>U. Celano, L. Goux, A. Belmonte, K. Opsomer, C. Detavernier, M. Jurczak and W. Vandervorst</i>	
<b>MY-8 Improvement of Oxide Reliability in NAND Flash Memories Using Tight Endurance Cycling with Shorter Idling Period.....</b>	838
<i>R. Shirota, B.-J. Yang, Y.-Y. Chiu, Y.-T. Wu, P.-Y. Wang, J.-H. Chang, M. Yano, M. Aoki, T. Takeshita, C.-Y. Wang and I. Kurachi</i>	
<b>MY-9 SRAM Stability Design Comprehending 14nm FinFET Reliability.....</b>	843
<i>Choelhywi Bae, Sangwoo Pae, Cheong-sik Yu, Kangjung Kim, Yongshik Kim and Jongwoo Park</i>	
<b>MY-11 Oxygen Vacancy Traps in Hi-K/Metal Gate Technologies and Their Potential for Embedded Memory Applications.....</b>	848
<i>C. Kothandaraman, X. Chen, D. Moy, D. Lea, S. Rosenblatt, F. Khan, D. Leu, T. Kirihata, D. Ioannou, G. LaRosa, J. B. Johnson, N. Robson and S. S. Iyer</i>	
<b>MY-12 Impact of Nanoscale Polarization Relaxation on Endurance Reliability of One-Transistor Hybrid Memory Using Combined Storage Mechanisms.....</b>	852
<i>Yu-Chien Chiu, Chun-Yen Chang, Hsiao-Hsuan Hsu, Chun-Hu Cheng and Min-Hung Lee</i>	
<b>MY-13 Four Point Probe Ramped Voltage Stress as an Efficient Method to Understand Breakdown of STT-MRAM MgO Tunnel Junctions .....</b>	857
<i>S. Van Beek, K. Martens, P. Roussel, G. Donadio, J. Swerts, S. Mertens, G. Kar, T. Min and G. Groeseneken</i>	
<b>PI-1 An Investigation of Process Dependence of Porous IMD TDDB.....</b>	863
<i>W. Y. Zhang, M. C. Silvestre, A. Selvam, E. Ramanathan, C. Ordonio, J. Schaller, T. Shen, K. B. Yeap, C. Capasso, P. Justison and J. H. Lee</i>	
<b>PI-2 New Insight in Plasma Charging Impact on Gate Oxide Breakdown in FDSOI Technology.....</b>	867
<i>M. Akbal, G. Ribes and L. Vallier</i>	
<b>PI-3 Reliability of HfAlO<sub>x</sub> in Multi Layered Gate Stack .....</b>	871
<i>M. Nasir Bhuyian and D. Misra</i>	
<b>PR-1 A Failure Physics Model for Hardware Trojan Detection Based on Frequency Spectrum Analysis .....</b>	878
<i>Chunhua He, Bo Hou, Liwei Wang, Yunfei En and Shaofeng Xie</i>	
<b>PR-2 Printed-Circuit Board (PCB) Charge Induced the Yield-Loss of a Product during the Final Test.....</b>	882
<i>Jian-Hsing Lee, Kunihiko Takahashi, Manjunatha Prabhu and Mahadeva Iyer Natarajan</i>	
<b>SE-1 Investigation of Single Event Upset and Total Ionizing Dose in FeRAM for Medical Electronic Tag.....</b>	887
<i>Taiki Uemura and Masanori Hashimoto</i>	
<b>SE-2 Soft Error Immune Latch Design for 20 nm Bulk CMOS .....</b>	892
<i>Taiki Uemura, Takashi Kato, Hideya Matsuyama and Masanori Hashimoto</i>	
<b>SE-3 Techniques for Heavy Ion Microbeam Analysis of FPGA SER Sensitivity.....</b>	898
<i>Adrian Evans, Dan Alexandrescu, Véronique Ferlet-Cavrois and Kay-Obbe Voss</i>	
<b>SE-4 Analysis of Advanced Circuits for SET Measurement .....</b>	904
<i>Rui Liu, Adrian Evans, Qiong Wu, Yuqing Li, Li Chen, Shi-Jie Wen, Rick Wong and Rita Fung</i>	
<b>SE-6 Impact of Package on Neutron Induced Single Event Upset in 20 nm SRAM.....</b>	911
<i>Taiki Uemura, Takashi Kato, Hideya Matsuyama and Masanori Hashimoto</i>	
<b>SE-7 Alpha Soft Error Rate of FDSOI 28 nm SRAMs: Experimental Testing and Simulation Analysis .....</b>	915
<i>Victor Malherbe, Gilles Gasiot, Dimitri Soussan, Aurélien Patris, Jean-Luc Autran and Philippe Roche</i>	
<b>SE-9 Frequency and Voltage Effects on SER on a 65nm Sparc-V8 Microprocessor Under Radiation Test .....</b>	921
<i>C. Bottino, B. Coeffic, J. M. Daveau, G. Gasiot, F. Abouzeid, S. Clerc, L. Naviner and P. Roche</i>	
<b>SE-11 MBU-Calc: A Compact Model for Multi-Bit Upset (MBU) SER Estimation .....</b>	925
<i>Wei Wu and Norbert Seifert</i>	
<b>SE-12 Logic Soft Error Study with 800-MHz DDR3 SDRAMs in 3x nm Using Proton and Neutron Beams .....</b>	931
<i>GeunYong Bak, Soonyoung Lee, Hosung Lee, KyungBae Park, Sanghyeon Baeg, ShiJie Wen, Richard Wong and Charlie Slayman</i>	
<b>XT-1 New LFN and RTN Analysis Methodology in 28 and 14nm FD-SOI MOSFETs .....</b>	936
<i>Christoforos G. Theodorou, Eleftherios G. Ioannidis, Sebastien Haendler, Nicolas Planes, Emmanuel Josse, Charalabos A. Dimitriadis and Gerard Ghibaudo</i>	
<b>XT-2 Hot-Carrier Degradation in Single-Layer Double-Gated Graphene Field-Effect Transistors .....</b>	942
<i>Yu Yu Illarionov, M. Waltl, A. D. Smith, S. Vaziri, M. Ostling, T. Mueller, M. C. Lemme and T. Grasser</i>	
<b>XT-4 Impact of DC and RF non-Conducting Stress on nMOS Reliability .....</b>	948
<i>A. Cattaneo, S. Pinarello, J.-E. Mueller and R. Weigel</i>	
<b>XT-5 Investigation of Nitrogen Enhanced NBTI Effect Using the Universal Prediction Model.....</b>	952
<i>Peng Wu, Chenyue Ma, Lining Zhang, Xinnan Lin and Mansun Chan</i>	
<b>XT-6 Comprehensive Understanding of Hot Carrier Degradation in Multiple-fin SOI FinFETs .....</b>	956
<i>Hai Jiang, Longxiang Yin, Yun Li, Nuo Xu, Kai Zhao, Yandong He, Gang Du, Xiaoyan Liu and Xing Zhang</i>	
<b>XT-7 PBTI and HCI Degradations of Ultrathin Body InGaAs-on-Insulator nMOSFETs Fabricated by Wafer Bonding.....</b>	960
<i>Xiaoyu Tang, J. Lu, Rui Zhang, Yi Zhao, Wangran Wu, Chang Liu, Yi Shi, Ziqian Huang and Yuechan Kong</i>	
<b>Author Index</b>	