

# **2014 International 3D Systems Integration Conference**

**(3DIC 2014)**

**Kinsdale, Ireland  
1-3 December 2014**



**IEEE Catalog Number: CFP14DIC-POD  
ISBN: 978-1-4799-8473-2**

# TABLE OF CONTENTS

<b>ADVANCED 3D MIXED-SIGNAL PROCESSOR FOR INFRARED FOCAL PLANE ARRAYS: FABRICATION AND TEST</b> .....	1
<i>Temple, Dorota S. ; Malta, Dean ; Vick, Erik P. ; Lueck, Matthew R. ; Goodwin, Scott H. ; Muzilla, Mark S. ; Masterjohn, Christopher M. ; Skokan, Mark R.</i>	
<b>3D-ENABLED CUSTOMIZABLE EMBEDDED COMPUTER (3DECC)</b> .....	8
<i>Franzon, Paul D. ; Rotenberg, Eric ; Tuck, James ; Huiyang Zhou ; Davis, W.Rhett ; Hongwen Dai ; Joonmoo Huh ; Sunkgwon Ku ; Lipa, Steve ; Chao Li ; Jong Beom Park ; Schabel, Joshua</i>	
<b>SMALL-DIAMETER TSV REVEAL PROCESS USING DIRECT SI/CU GRINDING AND METAL CONTAMINATION REMOVAL</b> .....	11
<i>Watanabe, Naoya ; Aoyagi, Masahiro ; Katagawa, Daisuke ; Bandoh, Tsubasa ; Mitsui, Takahiko ; Yamamoto, Eiichi</i>	
<b>TINY VCSEL CHIP SELF-ASSEMBLY FOR ADVANCED CHIP-TO-WAFER 3D AND HETERO INTEGRATION</b> .....	16
<i>Fukushima, Takafumi ; Ito, Yuka ; Murugesan, Mariappan ; Bea, Jicheol ; Lee, Kangwook ; Choki, Koji ; Tanaka, Tetsu ; Koyanagi, Mitsumasa</i>	
<b>COMPARATIVE STUDY OF 3D STACKED IC AND 3D INTERPOSER INTEGRATION: PROCESSING AND ASSEMBLY CHALLENGES</b> .....	20
<i>De Vos, Joeri ; Cherman, Vladimir ; Detalle, Mikael ; Teng Wang ; Salahouelhadj, Abdellah ; Daily, Robert ; Van der Plas, Geert ; Beyne, Eric</i>	
<b>CU SEEDING USING ELECTROLESS DEPOSITION ON RU LINER FOR HIGH ASPECT RATIO THROUGH-SI VIAS</b> .....	27
<i>Inoue, Fumihiro ; Philipsen, Harold ; van der Veen, Marleen H. ; Vandersmissen, Kevin ; Van Huylenbroeck, Stefaan ; Struyf, Herbert ; Tanaka, Tetsu</i>	
<b>A BUILT-IN SUPPLY CURRENT TEST CIRCUIT FOR ELECTRICAL INTERCONNECT TESTS OF 3D ICS</b> .....	31
<i>Hashizume, Masaki ; Umezu, Shoichi ; Yotsuyanagi, Hiroyuki ; Shyue-Kung Lu</i>	
<b>THREE-DIMENSIONAL MESH OF CLUSTERS: AN ALTERNATIVE UNIFIED HIGH PERFORMANCE INTERCONNECT ARCHITECTURE FOR 3D-FPGA IMPLEMENTATION</b> .....	37
<i>Chtourou, Sonda ; Abid, Mohamed ; Pangracious, Vinod ; Amouri, Emna ; Marrakchi, Zied ; Mehrez, Habib</i>	
<b>DESIGN RULE CHECK AND LAYOUT VERSUS SCHEMATIC FOR 3D INTEGRATION AND ADVANCED PACKAGING</b> .....	44
<i>Fischbach, Robert ; Heimig, Andy ; Schneider, Peter</i>	
<b>MAGNETICALLY-COUPLED CURRENT PROBING STRUCTURE CONSISTING OF TSVS AND RDLs IN 2.5D AND 3D ICS</b> .....	51
<i>Kim, Jonghoon J. ; Bumhee Bae ; Sukjin Kim ; Sunkyu Kong ; Heegon Kim ; Jung, Daniel H. ; Kim, Joungho</i>	
<b>ELECTRICAL MODEL AND CHARACTERIZATION OF THROUGH SILICON CAPACITORS (TSC) IN SILICON INTERPOSER</b> .....	57
<i>Dieng, Khadim ; Artillan, Philippe ; Bermond, Cedric ; Guiller, Olivier ; Lacrevaz, Thierry ; Joblot, Sylvain ; Houzet, Gregory ; Farcy, Alexis ; Lamy, Yann ; Flechet, Bernard</i>	
<b>EFFECTS OF ELECTRO-LESS NI LAYER AS BARRIER/SEED LAYERS FOR HIGH RELIABLE AND LOW COST CU TSV</b> .....	65
<i>Lee, K.W. ; Nagai, C. ; Nakamura, A. ; Bea, J.C. ; Murugesan, M. ; Fukushima, T. ; Tanaka, T. ; Koyanagi, M.</i>	
<b>BUMPLESS INTERCONNECTS FORMED WITH NANOWIRE ACF FOR 3D APPLICATIONS</b> .....	69
<i>Tao, Jing ; Mathewson, Alan ; Razeeb, Kafil M.</i>	
<b>SIMPLE AND LOW COST TECHNIQUE FOR STACKING KNOWN GOOD DIES TO CREATE COMPACT 3D STACKED PARALLEL OPTICS ASSEMBLIES</b> .....	75
<i>Raz, O. ; Duan, P. ; Dorren, H.J.S.</i>	
<b>ANALYSIS OF 3D INTERCONNECT PERFORMANCE: EFFECT OF THE SI SUBSTRATE RESISTIVITY</b> .....	79
<i>Sun, X. ; Van der Plas, G. ; Detalle, M. ; Beyne, E.</i>	
<b>ULTRAWIDEBAND ULTRALOW PDN IMPEDANCE OF DECOUPLING CAPACITOR EMBEDDED INTERPOSERS USING NARROW GAP CHIP PARTS MOUNTING TECHNOLOGY FOR 3-D INTEGRATED LSI SYSTEM</b> .....	83
<i>Kikuchi, Katsuya ; Aoyagi, Masahiro ; Ujite, Masaaki ; Takayama, Shinya</i>	
<b>MICRO-XRD INVESTIGATION OF FINE-PITCH CU-TSV INDUCED THERMO-MECHANICAL STRESS IN HIGH-DENSITY 3D-LSI</b> .....	89
<i>Murugesan, M. ; Fukushima, T. ; Bea, J.C. ; Lee, K.W. ; Koyanagi, M. ; Imai, Y. ; Kimura, S. ; Tanaka, T.</i>	

<b>FAULT LOCALISATION OF DEFECTS USING ELECTRO OPTICAL TERAHERTZ PULSE REFLECTOMETRY AND 3D EM MODELLING WITH VIRTUAL KNOWN GOOD DEVICE .....</b>	<b>93</b>
<i>Kowalczyk, Emma ; Bhattacharya, Arnab ; Ka Chung Lee ; Alton, Jesse ; Igarashi, Martin ; Barbeau, Stephane</i>	
<b>THERMAL IMPLICATIONS OF MOBILE 3D-ICS .....</b>	<b>97</b>
<i>Saeidi, Mehdi ; Samadi, Kambiz ; Mittal, Arpit ; Mittal, Rajat</i>	
<b>IMPACT OF THERMOMECHANICAL STRESSES ON ULTRA-THIN SI STACKED STRUCTURE .....</b>	<b>104</b>
<i>Mizushima, Yoriko ; Kim, Youngsuk ; Nakamura, Tomoji ; Kodama, Shoichi ; Maeda, Nobuhide ; Fujimoto, Koji ; Ohba, Takayuki</i>	
<b>COPPER FILLED TSV FORMATION WITH PARYLENE-HT INSULATOR FOR LOW-TEMPERATURE COMPATIBLE 3D INTEGRATION .....</b>	<b>109</b>
<i>Bui Thanh Tung ; Xiaojin Cheng ; Watanabe, Naoya ; Kato, Fumiki ; Kikuchi, Katsuya ; Aoyagi, Masahiro</i>	
<b>THERMAL PERFORMANCE OF 3D ICS: ANALYSIS AND ALTERNATIVES.....</b>	<b>113</b>
<i>Santos, Cristiano ; Vivet, Pascal ; Colonna, Jean-Philippe ; Coudrain, Perceval ; Reis, Ricardo</i>	
<b>COOLING FROM THE BOTTOM SIDE (LAMINATE (SUBSTRATE) SIDE) OF A THREE-DIMENSIONAL (3D) CHIP STACK .....</b>	<b>120</b>
<i>Matsumoto, Keiji ; Mori, Hiroyuki ; Orii, Yasumitsu</i>	
<b>CHARACTERIZATION OF PARTICLE BEDS IN PERCOLATING THERMAL UNDERFILLS BASED ON CENTRIFUGATION .....</b>	<b>126</b>
<i>Zimmermann, Severin ; Brunschwiler, Thomas ; Burg, Brian R. ; Zuercher, Jonas ; Hong, Guo ; Poulikakos, Dimos ; Baum, Mario ; Hofmann, Christian</i>	
<b>AU-NIW MECHANICALLY FLEXIBLE INTERCONNECTS (MFIS) AND TSV INTEGRATION FOR 3D INTERCONNECTS .....</b>	<b>133</b>
<i>Zhang, Chaoqi ; Thadesar, Paragkumar ; Zia, Muneeb ; Sarvey, Thomas ; Bakir, Muhannad S.</i>	
<b>USING TSVs FOR THERMAL MITIGATION IN 3D CIRCUITS: WISH AND TRUTH .....</b>	<b>137</b>
<i>Santos, Cristiano ; Souare, Papa Momar ; de Crecy, Francois ; Coudrain, Perceval ; Colonna, Jean-Philippe ; Vivet, Pascal ; Borbely, Andras ; Reis, Ricardo ; Ben Jamaa, Haykel ; Fiori, Vincent ; Farcy, Alexis</i>	
<b>ANALYSIS OF THERMAL STRESS DISTRIBUTION FOR TSV WITH NOVEL STRUCTURE.....</b>	<b>145</b>
<i>Feng, Wei ; Watanabe, Naoya ; Shimamoto, Haruo ; Kikuchi, Katsuya ; Aoyagi, Masahiro</i>	
<b>CONVENTIONAL MAGNETRON SPUTTERING OF METAL SEED LAYERS ON HIGH ASPECT RATIO VIAS WITH TILTING .....</b>	<b>149</b>
<i>Song, Young Sik ; Han, Yunho ; Yim, Tai Hong</i>	
<b>FAULT DETECTION AND ISOLATION OF MULTIPLE DEFECTS IN THROUGH SILICON VIA (TSV) CHANNEL .....</b>	<b>153</b>
<i>Jung, Daniel H. ; Heegon Kim ; Kim, Jonghoon J. ; Sukjin Kim ; Jounggho Kim ; Hyun-Cheol Bae ; Kwang-Seong Choi</i>	
<b>MANUFACTURING AND TEST ASSISTANCE FOR 3D-INTEGRATED HETEROGENEOUS SYSTEMS .....</b>	<b>158</b>
<i>Gruenewald, Armin ; Wahl, Michael ; Brueck, Rainer</i>	
<b>LEVERAGING 3D-IC FOR ON-CHIP TIMING UNCERTAINTY MEASUREMENTS .....</b>	<b>164</b>
<i>Widialaksono, Randy ; Zhao, Wenxu ; Davis, W.Rhett ; Franzon, Paul</i>	
<b>ON-CHIP CHECKPOINTING WITH 3D-STACKED MEMORIES.....</b>	<b>168</b>
<i>Sato, Masayuki ; Egawa, Ryusuke ; Takizawa, Hiroyuki ; Kobayashi, Hiroaki</i>	
<b>THERMAL CHALLENGES FOR HETEROGENEOUS 3D ICS AND OPPORTUNITIES FOR AIR GAP THERMAL ISOLATION.....</b>	<b>174</b>
<i>Zhang, Yang ; Sarvey, Thomas E. ; Bakir, Muhannad S.</i>	
<b>ELECTROLESS METAL DEPOSITION FOR IC AND TSV APPLICATIONS.....</b>	<b>179</b>
<i>Rohan, James F. ; Casey, Declan ; Zygorwska, Monika ; Moore, Michael ; Shanahan, Brian</i>	
<b>A COST BENEFIT ANALYSIS: THE IMPACT OF DEFECT CLUSTERING ON THE NECESSITY OF PRE-BOND TESTS .....</b>	<b>182</b>
<i>Zou, Qiaosha ; Poremba, Matt ; Xie, Yuan</i>	
<b>METAL COATED POLYMER SPHERES FOR COMPLIANT FINE PITCH BALL GRID ARRAYS .....</b>	<b>189</b>
<i>Wright, Daniel Nilsen ; Visser Taklo, Maaik M. ; Vardoy, Astrid-Sofie B. ; Kristiansen, Helge</i>	
<b>MODELING OF SUBSTRATE CONTACTS IN TSV-BASED 3D ICS.....</b>	<b>196</b>
<i>Watanabe, Masayuki ; Fukase, Masa-aki ; Imai, Masashi ; Niioka, Nanako ; Kobayashi, Tetsuya ; Karel, Rosely ; Kurokawa, Atsushi</i>	
<b>SUBSTRATE MONITORING SYSTEM FOR INSPECTING DEFECTS IN TSV-BASED DATA BUSES .....</b>	<b>200</b>
<i>Araga, Yuuki ; Katsuya, Kikuchi ; Aoyagi, Masahiro</i>	
<b>ANALYSIS AND OPTIMIZATION OF A POWER DISTRIBUTION NETWORK IN 2.5D IC WITH GLASS INTERPOSER .....</b>	<b>205</b>
<i>Kim, Youngwoo ; Cho, Jonghyun ; Kim, Kiyeong ; Kim, Heegon ; Kim, Jounggho ; Sitaraman, Srikrishna ; Sundaram, Venky ; Tummala, Rao</i>	

<b>INNOVATIVE SIC OVER SI PHOTODIODE BASED DUAL-BAND, 3D INTEGRATED DETECTOR</b> .....	209
<i>Kociubinski, A. ; Duk, M. ; Bieniek, T. ; Janczyk, G. ; Borecki, M.</i>	
<b>THERMAL EFFECTS OF HETEROGENEOUS INTERCONNECTS ON INP / GAN / SI DIVERSE INTEGRATED CIRCUITS</b> .....	213
<i>Harris, T.Robert ; Franzon, Paul ; Davis, W.Rhett ; Wang, Lee</i>	
<b>ADVANCED PROCESSING FOR HIGH EFFICIENCY INDUCTORS FOR 2.5D/3D POWER SUPPLY IN PACKAGE</b> .....	216
<i>Anthony, Ricky ; Kulkarni, Santosh ; Wang, Ningning ; Mathuna, Cian O</i>	
<b>NOVEL METHODOLOGY FOR 3D MEMS-IC DESIGN AND CO-SIMULATION ON MEMS MICROPHONE SMART SYSTEM EXAMPLE</b> .....	220
<i>Bieniek, T. ; Janczyk, G. ; Ekwinska, M. ; Budzynski, T. ; Gluszko, G. ; Grabiec, P. ; Kociubinski, A.</i>	
<b>AN IMPACT OF CIRCUIT SCALE ON THE PERFORMANCE OF 3-D STACKED ARITHMETIC UNITS</b> .....	225
<i>Tada, Jubee ; Egawa, Ryusuke ; Kobayashi, Hiroaki</i>	
<b>DESIGNING VERTICAL BANDWIDTH RECONFIGURABLE 3D NOCS FOR MANY CORE SYSTEMS</b> .....	230
<i>Zou, Qiaosha ; Zhan, Jia ; Fen Ge ; Poremba, Matt ; Xie, Yuan</i>	
<b>Author Index</b>	