

2015 International Conference on IC Design & Technology

(ICICDT 2015)

**Leuven, Belgium
1-3 June 2015**



**IEEE Catalog Number: CFP15412-POD
ISBN: 978-1-4799-7670-6**

**Copyright ©2015 by the Institute of Electrical and Electronic Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number: CFP15412-POD
ISBN 13: 978-1-4799-7670-6

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

TABLE OF CONTENTS

SESSION A: LOW POWER MEMORY TECHNOLOGY AND CIRCUITS

Session Chair: Hideto Hidaka

Invited - Selectors for High Density Crosspoint Memory Arrays: Design Considerations, Device Implementations and Some Challenges Ahead	1
<i>Bogdan Govoreanu, Leqi Zhang, Małgorzata Jurczak</i>	
Current Pulse Generator for Multilevel Cell Programming of Innovative PCM.....	5
<i>Athanasis Kiousoglou, Gabriele Navarro, Alessandro Cabrini, Guido Torelli, Luca Perniola</i>	
Design Technology Co-optimization for Enabling 5nm gate-all-around Nanowire 6T SRAM	9
<i>Trong Huynh-Bao, Sushil Sakhare, Julien Ryckaert, Dmitry Yakimets, A. Mercha, D. Verkest, Aaron Voon-Yew Thean, Piet Wambacq</i>	
Assessment of SiGe Quantum Well Transistors for DRAM Peripheral Applications	13
<i>R. Ritzenthaler, T. Schram, G. Eneman, A. Mocuta, N. Horiguchi, A. V.-Y. Thean, A. Spessot, M. Aoulaiche, P. Fazan</i>	
Low Standby Power Capacitively Coupled Sense Amplifier for Wide Voltage Range Operation of Dual Rail SRAMs.....	17
<i>Anuj Grover, Promod Kumar, Mohammad Daud, G. S. Visweswaran, Chittoor Parthasarathy, Jean-Philippe Noel, David Turgis, Bastien Giraud, Guillaume Moritz</i>	
A 6T-SRAM in 28nm FDSOI Technology with Vmin of 0.52V Using Assisted Read and Write Operation.....	21
<i>Ashish Kumar, Vinay Kumar, Dhori Kedar Janardan, G.S.Visweswaran, Kaushik Saha</i>	

SESSION B – EMERGING TECHNOLOGIES

Session Chairs: Thomas Ernst And Denis Flandre

Invited - NEMS Switches: Opportunities and Challenges in Emerging IC Technologies	25
<i>Philip X.-L. Feng</i>	
Wide Band Study of Silicon-on-Insulator Photodiodes on Suspended Micro-Hotplates Platforms.....	31
<i>N. André, G. Li, P. Gérard, O. Poncelet, Y. Zeng, S.Z. Ali, F. Udrea, L.A. Francis, D. Flandre</i>	
Evaluation of 32-Bit Carry-Look-Ahead Adder Circuit with Hybrid Tunneling FET and FinFET Devices	35
<i>Tse-Ching Wu, Chien-Ju Chen, Yin-Nien Chen, Vita Pi-Ho Hu, Pin Su, Ching-Te Chuang</i>	
Area and Routing Efficiency of SWD Circuits Compared to Advanced CMOS.....	39
<i>Odysseas Zografos, P. Raghavan, Yasser Sherazi, Adrien Vaysset, Florin Ciubatoru, Bart Soree, Rudy Lauwereins, Iuliana Radu, Aaron Thean</i>	

SESSION C – HIGH FREQUENCY BUILDING BLOCKS

Session Chairs: Stefano D'amico And Andrea Scarpa

Low-Phase Noise Variation VCO Implementing Resistorless Digitally Controlled Varactor.....	43
<i>Mohammed Aqeeli, Abdullah Albuراikan, Xianjun Huang, Zhirun Hu</i>	

SESSION D: ADVANCED TRANSISTORS AND MATERIALS

Session Chairs: Bich-Yen Nguyen And Dina H. Triyoso

Invited - Dimensioning for Power and Performance Under 10nm: The Limits of FinFETs Scaling.....	47
<i>M. Garcia Bardon, P. Schuddinck, P. Raghavan, D. Jang, D. Yakimets, A. Mercha, D. Verkest, A. Thean</i>	
Impact of Fin Shape Variability on Device Performance Towards 10nm Node.....	51
<i>Kazuyuki Tomida, Keizo Hiraga, Morin Dehan, Geert Hellings, D. Jang, Kenichi Miyaguchi, Thomas Chiarella, Minsoo Kim, A. Mocuta, Naoto Horiguchi, A. Mercha, D. Verkest, Aaron Thean</i>	
Modeling FinFET Metal Gate Stack Resistance for 14nm Node and Beyond	55
<i>Kenichi Miyaguchi, Bertrand Parvais, Lars-Åke Ragnarsson, Piet Wambacq, P. Raghavan, A. Mercha, A. Mocuta, D. Verkest, Aaron Thean</i>	
Static and Dynamic Power Management in 14nm FDSOI Technology.....	59
<i>O. Weber, E. Josse, J. Mazurier, M. Haond</i>	

Lateral NWFET Optimization for Beyond 7nm Nodes	63
<i>D. Yakimets, D. Jang, P. Raghavan, G. Eneman, H. Mertens, P. Schuddinck, A. Mallik, M. Garcia Bardon, N. Collaert, A. Mercha, D. Verkest, A. Thean, K. De Meyer</i>	
Nonparabolicity and Confinement Effects of IIIV Materials in Novel Transistors	67
<i>M. Ali Pourghaderi, A. Mocuta, Aaron Thean</i>	

SESSION E – ADVANCED CMOS DEVICE RELIABILITY

Session Chairs: Koji Eriguchi And Yuichiro Mitani

Invited - PBTI for n-type Tunnel FinFETs.....	70
<i>W. Mizubayashi, T. Mori, K. Fukuda, Y. X. Liu, T. Matsukawa, Y. Ishikawa, K. Endo, S. O'uchi, J. Tsukada, H. Yamauchi, Y. Morita, S. Migita, H. Ota, M. Masahara</i>	
Reliability Impact of Advanced Doping Techniques for DRAM Peripheral MOSFETs	74
<i>A. Spessot, R. Ritzenthaler, T. Schram, M. Aoulaiche, M. Cho, Maria Toledo Luque, Naoto Horiguchi, P. Fazan</i>	
Impact of Random Telegraph Noise on Ring Oscillators Evaluated by Circuit-level Simulations	78
<i>Azusa Oshima, P. Weckx, B. Kaczer, Kazutoshi Kobayashi, Takashi Matsumoto</i>	
Simple Technique for Prediction of Breakdown Voltage of Ultrathin Gate Insulator Under ESD Testing	82
<i>Yuichiro Mitani, Kazuya Matsuzawa</i>	
Off-State Stress Degradation Mechanism on Advanced p-MOSFETs	86
<i>M. Cho, A. Spessot, B. Kaczer, M. Aoulaiche, R. Ritzenthaler, T. Schram, P. Fazan, Naoto Horiguchi, Dimitri Linten</i>	

SESSION F - CAD AND RELIABILITY CHALLENGES IN ADVANCED TECHNOLOGIES

Session Chair: Wei Guo And Thuy Dao

Invited - Deadspace-aware Power/Ground TSV Planning in 3D Floorplanning.....	90
<i>Shengcheng Wang, Farshed Firouzi, Fabian Oboril, Mehdi B. Tahoori</i>	
Impact of Device and Interconnect Process Variability on Clock Distribution.....	94
<i>Nathalie Fievet, P. Raghavan, Rogier Baert, Frederic Robert, A. Mercha, D. Verkest, Aaron Thean</i>	
Impact of Time-dependent Variability on the Yield and Performance of 6T SRAM Cells in an Advanced HK/MG Technology	98
<i>P. Weckx, B. Kaczer, J. Roussel, F. Catthoor, G. Groeseneken</i>	
Countering Early Propagation and Routing Imbalance of DPL Designs in a Tree-based FPGA.....	102
<i>Emna Amouri, Shivam Bhasin, Yves Mathieu, Tarik Graba, Jean-Luc Danger</i>	
FinFET Stressor Efficiency on Alternative Wafer and Channel Orientations for the 14 nm Node and Below.....	106
<i>G. Eneman, A. De Keersgieter, A. Mocuta, N. Collaert, A. Thean</i>	

SESSION G – POWER DEVICE RELIABILITY AND PLASMA-INDUCED DAMAGE

Session Chairs: Yuichiro Mitani And Koji Eriguchi

Invited - Trapping Induced Parasitic Effects in GaN-HEMT for Power Switching Applications	110
<i>Gaudenzio Meneghesso, Matteo Meneghini, Enrico Zanoni, Piet Vanmeirbeek, Peter Moens</i>	
Plasma Induced Damage Investigation in the Fully Depleted SOI Technology.....	114
<i>M. Akbal, G. Ribes, M. Guillermet, L. Vallier</i>	
Plasma-induced Photon Irradiation Damage on Low-k Dielectrics Enhanced by Cu-line Layout	118
<i>Taro Ikeda, Akira Tanihara, Nobuhiko Yamamoto, Shigeru Kasai, Koji Eriguchi, Kouichi Ono</i>	
Surface Orientation Dependence of Ion Bombardment Damage During Plasma Processing	122
<i>Yukimasa Okada, Koji Eriguchi, Kouichi Ono</i>	

SESSION H - ANALOG AND MIXED-SIGNAL TECHNIQUES

Session Chair: Stefano D'amico And Andrea Scarpa

Invited - High-Speed Analog-to-Digital Converters in Downscaled CMOS	126
<i>Annachiara Spagnolo, Bob Verbruggen, Stefano D'Amico, Piet Wambacq</i>	
Overview of Methods to Increase Linearity of High-performance ADC	130
<i>Hua Fan, Kehong Liu, Airong Liu, Lishan Lv, Zhiliang Qiao, Qiang Li</i>	
Optimal Design to Maximize Efficiency of Single-Inductor Multiple-Output Buck Converters in Discontinuous Conduction Mode for IoT Applications	134
<i>Yoshitaka Yamauchi, Yuki Yanagihara, Hiroshi Fuketa, Takayasu Sakurai, Makoto Takamiya</i>	

SESSION I - HIGH-POWER / HIGH-VOLTAGE

Session Chairs: Jan Ackaert And Thuy Dao

Invited - Thermal Experimental and Modeling Analysis of High Power 3D Packages	138
<i>H. Oprins, V. Cherman, G. Van der Plas, F. Maggioni, J. De Vos, E. Beyne</i>	
Metallization Scheme Optimization of Plasticencapsulated Electronic Power Devices	142
<i>Jan Ackaert, Tony Colpaert, Aditi Malik, Mario Gonzalez</i>	
I/O Thick Oxide Device Integration Using Diffusion and Gate Replacement (D&GR) Gate Stack Integration	146
<i>R. Ritzenthaler, T. Schram, M. Cho, A. Mocuta, N. Horiguchi, A. V.-Y. Thean, A. Spessot, C. Caillat, M. Aoulaiche, P. Fazan</i>	
Characterization of Onset Tunneling Voltage (Vonset) Walkout in High-Voltage Deep Trench Isolation on SOI	150
<i>Thuy Dao, Mu-Ling Ger, Jiangkai Zuo</i>	

SESSION J – I/O CIRCUITS AND ESD PROTECTION

Session Chairs: Philippe Galy And Lorenzo Cerati

Invited - Integrated Front-End/Back-End Simulation of Electromagnetic Fields, Lorentz Force Effects and Fast Current Surges in Microelectronic Protection Devices	154
<i>Wim Schoenmaker, P. Galy</i>	
Impact of Local Interconnects on ESD Design	158
<i>Mirko Scholz, Shih-Hung Chen, Geert Hellings, Dimitri Linten, Roman Boschke</i>	
ESD Protection Diodes in Optical Interposer Technology	162
<i>Roman Boschke, G. Groeseneken, Mirko Scholz, Shih-Hung Chen, Geert Hellings, Peter Verheyen, Dimitri Linten</i>	
Preliminary 3D TCAD Electro-thermal Simulations of BIMOS Transistor in Thin Silicon Film for ESD Protection in FDSOI UTBB CMOS Technology	166
<i>S. Athanasiou, S. Cristoloveanu, P. Galy</i>	
A High-Speed 2xVDD Output Buffer With PVTL Detection Using 40-nm CMOS Technology	170
<i>Chua-Chin Wangy, Tsung-Yi Tsai, Wei Lin</i>	

SESSION K – 3D INTEGRATION AND LOWER POWER PROCESSORS

Session Chairs: Bich-Yen Nguyen And Juergen Pille

Invited - 3D Monolithic Integration: Stacking Technology and Applications	174
<i>Ionut Radu, Bich-Yen Nguyen, Gweltaz Gaudin, Carlos Mazure</i>	
Through Silicon Via to FinFET Noise Coupling in 3-D integrated Circuits	177
<i>A. Rouhi Najaf Abadi, W. Guo, X. Sun, K. Ben Ali, J.P Raskin, M. Rack, C. Roda Neve, M. Choi, V. Moroz, G. Van der Plas, I. De Wolf, E. Beyne , P. Absil</i>	
Simple Wafer Stacking 3D-FPGA Architecture	181
<i>Motoki Amagasaki, Qian Zhao, Masahiro Iida, Morihiko Kuga, Toshinori Sueyoshi</i>	
Design of a Low-power Fixed-point 16-bit Digital Signal Processor Using 65nm SOTB Process	185
<i>Duc-Hung Le, Nobuyuki Sugii, Shiro Kamohara, Xuan-Thuan Nguyen, Koichiro Ishibashi, Cong-Kha Pham</i>	
Power Measurements and Cooling of the Dome 28nm 1.8GHz 24-thread ppc64 µServer Compute Node	189
<i>Ronald P. Luijten, Matteo Cossale, Rolf Clauberg, Andreas Doering</i>	
Author Index	