

2015 20th International Mixed-Signal Testing Workshop

(IMSTW 2015)

**Paris, France
24-26 June 2015**



**IEEE Catalog Number: CFP15MST-POD
ISBN: 978-1-4673-6733-2**

2015 20th International Mixed-Signals Testing Workshop (IMSTW)

Paris, France, June 24th – 26th, 2015

Technical Program

JUNE 24, 2015

8:30 – 8:55	OPENING SESSION
	<p>Welcome message Haralampos-G. STRATIGOPOULOS, <i>TIMA Laboratory (CNRS – Grenoble INP – UJF) – France</i></p> <p>Program Introduction Gildas LEGER, <i>IMSE-CNM-CSIC – Spain</i> Carsten WEGENER, <i>Dialog Semiconductor – Germany</i></p>
8:55 – 9:40	KEYNOTE TALK 1 Moderator: Carsten WEGENER, <i>Dialog Semiconductor – Germany</i>
	<p>Two decades of IMSTW – looking back and one decade ahead Gordon W. ROBERTS, <i>McGill Univ. – Canada</i></p>
9:40 – 10:30	SESSION 1 Moderator: Yolanda LECHUGA, <i>ETSIT Universidad de Cantabria - Spain</i>
	<p>Using IJTAG Digital Islands in Analog Circuits to Perform Trim and Test Functions Hans Martin VON STAUDT and Alexios SPYRONASIOS, <i>Dialog Semiconductor – Germany</i></p> <p>Digitally-Compatible Ring Oscillator Frequency Driven Tuning of CN-TFT Amplifiers: Performance Compensation Under Statistical and Morphological Variations Suvadeep BANERJEE[*], Man Prakash GUPTA[*], Aritra BANERJEE[†], Satish KUMAR[*], and Abhijit CHATTERJEE[*], <i>Georgia Institute of Technology – USA</i>, [†]<i>Texas Instruments – USA</i></p>
10:30 – 11:00	Coffee break

11:00 – 13:00	SPECIAL SESSION 1: ANALOG AND MIXED-SIGNAL CAD AND VERIFICATION TECHNIQUES Moderator: Krishnendu CHAKRABARTY, <i>Duke University – USA</i>
	<p>Verification and validation of AMS Systems: towards higher coverage Christoph GRIMM, <i>TU Kaiserslautern – Germany</i></p> <p>How to Benefit from Formal Verification for Analog Transistor Level Circuits Lars HEDRICH, <i>Univ. Frankfurt – Germany</i></p> <p>Automated Triangular Wave Generator Design with Process Corners Compensation Marie-Minerve LOUERAT, <i>LIP6 Laboratory (CNRS – Univ. Pierre et Marie Curie) – France</i></p> <p>A simulation methodology for the reliability-aware design of analog circuits Rafael CASTRO, <i>IMSE-CNM-CSIC, Univ. of Sevilla – Spain</i></p>
13:00 – 14:00	Lunch break
14:00 – 15:15	SESSION 2 Moderator: Salvador MIR, <i>TIMA Laboratory (CNRS – Grenoble INP – UJF) – France</i>
	<p>ACR BER Correlation to ATE for a COFDM VHF RX Peter SARSON, <i>ams AG – Austria</i></p> <p>Considerations For Light Sources For Semiconductor Test Martin BUCK, <i>ams AG – United Kingdom</i></p> <p>Sensitivity Calibration and Test of a 3D Hall integrated Sensor device with an external magnetic field source on a new ATE concept Luca GIORGI, <i>ams AG – Italy</i></p>
15:15 – 16:30	SESSION 3 Moderator: Emmanuel SIMEU, <i>TIMA Laboratory (CNRS – Grenoble INP – UJF) – France</i>
	<p>Efficient contact screening of compact NVMs designed for high reliability automotive applications Friedrich Peter LEISENBERGER and Gregor SCHATZBERGER, <i>ams AG – Austria</i></p> <p>Buck Converter Modeling in SystemVerilog for Verification and Virtual Test Applications Elvis SHERA and Carsten WEGENER, <i>Dialog Semiconductor – Germany</i></p>

	Structure Preserving Modeling for Safety Critical Systems Gurkan UYGUR and Sebastian M. SATTLER, <i>Friedrich-Alexander-University Erlangen-Nuremberg – Germany</i>
16:30 – 17:00	Coffee break
17:00 – 18:30	PANEL
	<p>Am I willing to share my benchmark circuits, algorithms and databases? How can I convince myself, my colleagues and industrial partners of the quality of my test solutions?</p> <p>Moderator: Gildas LEGER, <i>IMSE-CNM-CSIC – Spain</i></p> <p>Panelists: Jacob A. ABRAHAM, <i>Univ. of Texas at Austin – USA</i> Abhijit CHATTERJEE, <i>Georgia Institute of Technology – USA</i> Bozena KAMINSKA, <i>Simon Fraser Univ. – Canada</i> Sebastian M. SATTLER, <i>Friedrich-Alexander-University Erlangen-Nuremberg – Germany</i> Stephen SUNTER, <i>Mentor Graphics – Canada</i> Salvador MIR, <i>TIMA Laboratory (CNRS – Grenoble INP – UJF) – France</i></p>
18:30 – 21:00	Welcome reception

JUNE 25, 2015

8:30 – 9:15	KEYNOTE TALK 2 Moderator: Gildas LEGER, <i>IMSE-CNM-CSIC – Spain</i>
	<p>The Growing Importance of Mixed-Signal in Mobile Hand-held Devices Mark BENNETT, <i>Dialog Semiconductor – UK</i></p>
9:15 – 10:30	SESSION 4 Moderator: Sebastian SATTLER, <i>Friedrich-Alexander-University Erlangen-Nuremberg – Germany</i>
	<p>Experiences with an industrial analog fault simulator and engineering intuition Stephen SUNTER, <i>Mentor Graphics – Canada</i></p> <p>An Approach to Generate Test Signals for Analog Circuits – A Control-Theoretic Perspective Wolfgang VERMEIREN, Fabian HOPSCH, Roland JANCKE, <i>Fraunhofer IIS/EAS Dresden – Germany</i></p>

	<p>Modeling static analog behavior for determining mixed-signal test coverage using digital tools Carsten WEGENER, <i>Dialog Semiconductor – Germany</i></p>
10:30 – 11:00	Coffee break
11:00 – 13:00	<p>SPECIAL SESSION 2: INDUSTRY ELEVATOR TALKS Moderator: Florence AZAIS, <i>LIRMM, CNRS/Univ. Montpellier – France</i></p>
	<p>Internet Of Thing production test challenges François LEFEVRE, <i>NXP Semiconductors – France</i></p> <p>What is the path to Analogue SCAN? Peter SARSON, <i>ams AG – Austria</i></p> <p>Two-point self-trim (and self-test) of offset-gain pairs Hans-Martin VON STAUDT, <i>Dialog Semiconductor – Germany</i></p> <p>The Need for Speed! How and When Can We Make Tbps Data Rates Mainstream? Bill EKLOW, <i>Cisco – USA</i></p> <p>Design and test requirements of mixed signal automotive circuits towards sub-ppm level Ronny VANHOOREN, <i>ON Semiconductor – Belgium</i></p> <p>Test coverage in the analog domain regarding the metal open and shorts Dieter HAERLE, <i>Infineon – Austria</i></p> <p>In schematic netlists, how should we represent manufacturing defects for analog fault simulation? Stephen SUNTER, <i>Mentor Graphics – Canada</i></p>
13:00 – 14:00	Lunch break
14:00 – 15:15	<p>SESSION 5 Moderator: José MACHADO DA SILVA, <i>Univ. of Porto – Portugal</i></p>
	<p>Reliability of SAR ADCs and Associated Embedded Instrument Detection Jinbo WAN and HANS KERKHOFF, <i>Univ. of Twente – The Netherlands</i></p> <p>Determination of the Aging Offset Voltage of AMR Sensors Based on Accelerated Degradation Test Andreina ZAMBRANO and Hans KERKHOFF, <i>Univ. of Twente – The Netherlands</i></p>

	Impact of Stress Acceleration on Mixed-Signal Gate Oxide Lifetime Kexin YANG and Linda MILOR, <i>Georgia Institute of Technology – USA</i>
15:15 – 16:30	SESSION 6 Moderator: Linda MILOR, <i>Georgia Tech. - USA</i>
	<p>A generic methodology for building efficient prediction models in the context of alternate testing Syhem LARGUECH, Florence AZAIS, Serge BERNARD, Mariane COMPTE, Vincent KERZEHO and Michel RENOVELL, <i>LIRMM, CNRS/Univ. Montpellier – France</i></p> <p>A fuzzy logic approach for highly dependable medical wearable systems Cristina C. OLIVEIRA and José MACHADO DA SILVA, <i>Univ. of Porto – Portugal</i></p> <p>Digital on-chip measurement circuit for built-in phase noise testing Stephane DAVID-GRIGNOT*, Florence AZAIS*, Laurent LATORRE* and François LEFEVRE†, *<i>LIRMM, CNRS/Univ. of Montpellier – France</i>, †<i>NXP Semiconductors – France</i></p>
16:30 – 19:30	Free time
19:30 – 23:00	Social event

JUNE 26, 2015

9:15 – 10:30	SESSION 7 Moderator: Hans-Martin VON STAUDT, <i>Dialog Semiconductor – Germany</i>
	<p>Design of an on-chip stepwise ramp generator for ADC static BIST applications Guillaume RENAU, Manuel BARRAGAN and Salvador MIR, <i>TIMA Laboratory (CNRS – Grenoble INP – UJF) – France</i></p> <p>Evaluation of Harmonic Cancellation Techniques for Sinusoidal Signal Generation in Mixed-Signal BIST Hani MALLOUG, Manuel BARRAGAN and Salvador MIR, <i>TIMA Laboratory (CNRS – Grenoble INP – UJF) – France</i></p> <p>Oscillation-based Approach Applied to a Low-Power Analog Front-End for an Implantable Cardiac Device Jose Angel MIGUEL, David RIVAS, Yolanda LECHUGA, Miguel Angel ALLENDE and Mar MARTINEZ, <i>University of Cantabria – Spain</i></p>
10:30 – 11:00	Coffee break

11:00 – 13:00	SPECIAL SESSION 3: FP7 AUTOMICS PROJECT Moderator: Marie-Minerve LOUERAT, <i>Laboratoire LIP6 – France</i>
	<p>AUTOMICS: Pragmatic solution for parasitic-immune design of electronics ICs for automotive Yasser MOURS[*], Hao ZOU[*], Pietro BUCCELLA[†], Camillo STEFANUCCI[†], Ramy ISKANDER[‡], Maher KAYAL[†], Jean-Michel SALLESE[†], Marie-Minerve LOUERAT[†], Jean-Paul CHAPUT[*], Veljko TOMAMAEVIC[‡], Sonia BEN-DHIA[‡], Alexandre BOYER[‡], Bruno GUEGAN[§], Vanni POLETTO[¶], Andrea ROGGERO[¶], Tiziana CAVIONI[¶], Enrico NOVARINI[¶], Ehrenfried SEEBACHER^{§§}, Alexander STEINMAR^{§§}, Pierre TISSERAND^{**}, Dieu-My TON^{**}, Thierry BOUSQUET^{††} and Thomas GNEITING^{‡‡}, <i>*Université Pierre et Marie Curie, Laboratoire LIP6 – France, †Ecole Polytechnique Fédérale de Lausanne – Switzerland, ‡INSA de Toulouse, CNRS LAAS – France, §STMicroelectronics – France, ¶STMicroelectronics – Italy, §§ ams AG – Austria, **Valeo – France, ††Continental Automotive – France, ‡‡AdMOS – Germany</i></p> <p>Truck Alternator Controlled by a System On Chip: Development of High Voltage, High Temperature, High Current Technology; Discussion on Design Bricks and Analysis of Parasitics Components using AUTOMICS Tool <i>Pierre TISSERAND and Dieu-My TON, Valeo – France</i></p> <p>Substrate Modeling to Improve Reliability of High Voltage Technologies Camillo STEFANUCCI[*], Pietro BUCCELLA[*], Yasser MOURS[†], Hao ZOU[†], Ramy ISKANDER[†], Maher KAYAL[*] and Jean Michel SALLESE[*], <i>*Ecole Polytechnique Fédérale de Lausanne – Switzerland, † Université Pierre et Marie Curie, Laboratoire LIP6 – France</i></p> <p>An Integrated CAD Solution of Parasitic Substrate Modeling for industrial IC design Hao ZOU[†], Yasser MOURS[†], Ramy ISKANDER[†], Jean-Paul CHAPUT[†], Marie-Minerve LOUERAT[†], Camillo STEFANUCCI[*], Pietro BUCCELLA[*], Maher KAYAL[*], Jean Michel SALLESE[*], Heidrun ALIUS^{‡‡}, Thomas GNEITING^{‡‡}, Alexander STEINMAR^{**} and Ehrenfried SEEBACHER^{**}, <i>† Université Pierre et Marie Curie, Laboratoire LIP6 – France, *Ecole Polytechnique Fédérale de Lausanne – Switzerland, ‡‡AdMOS – Germany, ** ams AG – Austria</i></p> <p>Smart Power Mixed ICs parasitic bipolar coupling issues analysis with a dedicated On-Chip sensor Veljko TOMASEVIC[‡], Alexander STEINMAR^{**}, Alexandre BOYER[‡], Sonia BEN DHIA[‡], Ehrenfried SEEBACHER^{**}, Bernhard WEISS^{**}, Peter RUST^{**}, <i>‡ INSA de Toulouse, CNRS LAAS – France, ** ams AG – Austria</i></p>
13:00 – 14:00	Lunch break

14:00 – 15:15	SESSION 8 Moderator: Wolfgang VERMEIREN, <i>Fraunhofer IIS/EAS Dresden – Germany</i>
	<p>Real-time adaptive test algorithm including test escape estimation method Christian STREITWIESER, <i>ams AG – Austria</i></p> <p>A Jitter Injection Signal Generation and Extraction System For Embedded Test Of High-Speed Data I/O Yan LI, Steven BIELBY, Azhar CHOWDHURY and Gordon W. ROBERTS, <i>McGill Univ. – Canada</i></p> <p>Timing Measurement BOST With Multi-bit Delta-Sigma TDC Takeshi CHUJO[*], Daiki Daiki HIRABAYASHI[*], Takuya ARAFUNE[*], Shohei SHIBUYA[*], Shu SASAKI[*], Haruo KOBAYASHI[*], Masanobu TSUJI[†], Ryoji SHIOTA[‡], Masafumi WATANABE[‡], Noriaki DOBASHI[‡], Sadayoshi UMEDA[‡], Hideyuki NAKAMURA[‡] and Koshi SATO[#], [*]Gunma Univ. – Japan, [†]Semiconductor Technology Academic Research Center – Japan, [‡]Hikari Science – Japan</p>
15:15 – 15:30	CLOSING REMARKS