2015 10th IEEE International Symposium on Industrial Embedded Systems

(SIES 2015)

Siegen, Germany 8-10 June 2015



IEEE Catalog Number: ISBN: CFP15INB-POD 978-1-4673-7712-6

Table of Contents

Session 1 Automotive Systems

Real-time Network Traffic Handling in FASA

ReSA: Ontology-based Requirement Specification Language Tailored to Automotive Systems	1
Nesredin Mahmud, Cristina Seceleanu and Oscar Ljungkrantz	
Efficient Compositing Strategies for Automotive HMI Systems	11
Simon Gansel, Stephan Schnitzer, Riccardo Cecolin, Frank Dürr, Kurt Rothermel and Christian Maihöfer	
TTEthernet SW-based End System for AUTOSAR	21
Thomas Frühwirth, Wilfried Steiner and Bernhard Stangl	
Session 2 Architectures and architecture analysis	
Real-Time DRAM Throughput Guarantees for Latency Sensitive Mixed QoS MPSoCs	29
Leonardo Ecco, Selma Saidi, Adam Kostrzewa and Rolf Ernst	
WCET Analysis Methods: Pitfalls and Challenges on their Trustworthiness	39
Jaume Abella, Carles Hernandez, Eduardo Quiñones, Francisco J Cazorla, Philippa Ryan Conmy, Mikel Azkarate-Askasua, Jon Perez, Enrico Mezzetti and Tullio Vardanega	
Periodic Thermal Management for Hard Real-time Systems	49
Long Cheng, Kai Huang, Gang Chen, Biao Hu and Alois Knoll	
Wormhole networks properties and their use for optimizing worst case delay analysis	
of many-cores	59
Laure Abdallah, Mathieu Jan, Jérôme Ermont and Christian Fraboul	
Session 3 Networked embedded systems	
Analysis of access control policies in networked embedded systems: a case study	69
Manuel Cheminod, Luca Durante, Lucia Seno and Adriano Valenzano	
A New Profibus-DP Intelligent Slave Interface for CERN's Sputter Ion Pump Controllers	79
Marco Roda, Luís Mendes, Paulo Gomes, Gregory Pigny and Sérgio Faria	

Raphael Eidenbenz, Thanikesavan Sivanthi, Aurelien Monot and Jun LiuStochastic Delay Analysis of a Wireless Safety-Critical Avionics Network98Dinh Khanh Dang and Ahlem Mifdaoui98

88

Session 4 Time-triggered systems and Cyclic executives	
Time-Triggered Communication Scheduling Analysis for Real-Time Multicore Systems Matthias Freier and Jian-Jia Chen"	108
Supporting Firm Real-Time Traffic in Fault-Tolerant Real-Time Systems based on Cyclic Scheduling - The WICKPro Protocol Jesus Aisa and Jose Luis Villarroel	117
Building an Interactive Test Development Environment for Cyclic Executive Systems Guillaume Langelier, Arnaud Dury, Alexandre Petrenko, S Ramesh and Tameem Assaf	127
Session 5 WIP session	
Monitoring of I/O for Safety-Critical Systems Using PCI Express Advanced Error Reporting Daniel Muench, Michael Paulitsch and Andreas Herkersdorf	136
Energy- and Latency-Aware Simulation of Battery-Operated Wireless Embedded Networks for Home Automation	140
Daniel Pfefferkorn, Hartwig Jeschke and Holger Blume	
Fail-Operational in Safety-Related Automotive Multicore Systems Andre Kohn, Michael Käßmeyer, Rolf Schneider, Andre Roger, Claus Stellwag and Andreas Herkersdorf	144
A Framework Architecture for Student Learning in Distributed Embedded Systems William Honig, Konstantin Laufer and George Thiruvathukal	148
Virtual prototyping of heterogeneous dynamic platforms using Open Virtual Platforms Leonard Masing, Stephan Werner and Juergen Becker	152
Optimal SAT-based Scheduler for Time-Triggered Networks-on-a-Chip Christian Schöler, Ayman Murshed, Rene Krenz-Baath and Roman Obermaisser	156
SMT-based Synthesis of TTEthernet Schedules: a Performance Study Francisco Pozo, Guillermo Rodriguez-Navas, Hans Hansson and Wilfried Steiner	162
A Model-Based Workflow from Specification Until Validation of Timing Requirements in Embedded Software Systems Arne Noyer, Padma Iyenghar, Joachim Engelhardt, Florian Pramme, Elke Pulvermueller and Gert Bikker	166
Protecting FPGA-based Automotive Systems against Soft Errors through Reduced Precision Redundancy	170
Walter Stechele	. – .
Semi-online Power Estimation for Smartphone Hardware Components Ekarat Rattagan, Edward TH. Chu, Ying-Dar Lin and Yuan-Cheng Lai	174

Session 6 Resource Management and Real-Time Scheduling	
Deriving Period Restrictions from a Given Utilization Bound under RMS Dirk Müller and Alan Burns	178
From Modes to Patterns: pattern-based resource management in time-critical applications <i>Rudolf Mak, Ionut David and Johan Lukkien</i>	185
Resource Sharing Under Global Scheduling with Partial Processor Bandwidth Sara Afshar, Moris Behnam, Reinder J. Bril and Thomas Nolte	195
Session 7 Operating Systems, Virtualization and Hypervisors	
Extended Support for Limited Preemption Fixed Priority Scheduling for OSEK/AUTOSAR-Compliant Operating Systems Matthias Becker, Nima Khalilzad, Reinder J. Bril and Thomas Nolte	207
Integrating Linux and the real-time ERIKA OS through the Xen hypervisor Arianna Avanzini, Dario Faggioli, Paolo Gai and Paolo Valente	218
Mapping CAN-to-Ethernet Communication Channels within Virtualized Embedded Environments Dominik Reinhardt, Maximilian Güntner, Markus Kucera, Thomas Waas and Winfried Kühnhauser	225
Session 8 Analysis and Synthesis by Formal Methods	
Model Checking of Finite-state Machine-based Scenario-aware Dataflow Using Timed Automata	235
Mladen Skelin, Erik Ramsgaard Wognsen, Mads Chr. Olesen, René Rydhof Hansen and Kim Guldstrand Larsen	
Using BIP to reinforce correctness of resource-constrained IoT applications Alexios Lekidis, Emmanouela Stachtiari, Panagiotis Katsaros, Marius Bozga and Christos Georgiadis	245
A Formal, Model-driven Design Flow for System Simulation and Multi-core Implementation	254
Papa Issa Diallo, Seyed-Hosein Attarzadeh-Niaki, Francesco Robino, Ingo Sander, Joel Champeau and Johnny Oberg	
A formal approach for the synthesis and implementation of fault-tolerant industrial embedded systems <i>Wei-Tsun Sun, Alain Girault and Gwenaël Delaval</i>	264
אכו-בסמה סמה, בועות סורעמנו עוש סאיכושכו שכועיעו	