

2015 IEEE International Symposium on Multiple-Valued Logic

(ISMVL 2015)

**Waterloo, Ontario, Canada
18-20 May 2015**



IEEE Catalog Number: CFP15034-POD
ISBN: 978-1-4799-1778-5

2015 IEEE 45th International Symposium on Multiple-Valued Logic

ISMVL 2015

Table of Contents

Message from the Symposium Chair.....	ix
Message from the Program Chair.....	x
Symposium Committees.....	xi
Reviewers.....	xiii

Keynote Address I

Algebras and Algorithms	1
<i>Matt Valeriote</i>	

Reversible Logic I

Reversible Logic Synthesis via Biconditional Binary Decision Diagrams	2
<i>Anupam Chattopadhyay, Alessandro Littarru, Luca Amarú, Pierre-Emmanuel Gaillardon, and Giovanni De Micheli</i>	
Online Testing for Three Fault Models in Reversible Circuits	8
<i>Md Asif Nashiry, Gite Gaurav Bhaskar, and Jacqueline E. Rice</i>	
An Efficient Reduction of Common Control Lines for Reversible Circuit Optimization	14
<i>Arighna Deb, Robert Wille, Rolf Drechsler, and Debesh K. Das</i>	

Algebra I

Quotient Structures of Non-Commutative Residuated Lattices	20
<i>Michiro Kondo</i>	
Cut-Down Operations on Bilattices	24
<i>Thomas Macaulay Ferguson</i>	
Finding Hard Instances of Satisfiability in Łukasiewicz Logics	30
<i>Miquel Bofill, Felip Manyà, Amanda Vidal, and Mateu Villaret</i>	

Quantum Computing

Design of a Compact Ternary Parallel Adder/Subtractor Circuit in Quantum Computing	36
<i>Nusrat Jahan Lisa and Hafiz Md. Hasan Babu</i>	
An Examination of the NCV-v1 Quantum Library Based on Minimal Circuits	42
<i>Arman Allahyari-Abhari, Robert Wille, and Rolf Drechsler</i>	

Circuits over Galois Fields

Formal Design of Galois-Field Arithmetic Circuits Based on Polynomial Ring Representation	48
<i>Rei Ueno, Naofumi Homma, Yukihiro Sugawara, and Takafumi Aoki</i>	
System for Automatic Generation of Parallel Multipliers over Galois Fields	54
<i>Yukihiro Sugawara, Rei Ueno, Naofumi Homma, and Takafumi Aoki</i>	

Reversible Logic II

Fredkin-Enabled Transformation-Based Reversible Logic Synthesis	60
<i>Mathias Soeken and Anupam Chattopadhyay</i>	
Single-Electron Transistor Based Implementation of NOT, Feynman, and Toffoli Gates	66
<i>Mozammel H.A. Khan</i>	
Dynamic Template Matching with Mixed-Polarity Toffoli Gates	72
<i>Md Mazder Rahman, Mathias Soeken, and Gerhard W. Dueck</i>	

Algebra II

Standard Completeness for Uninorm-Based Logics	78
<i>Paolo Baldi and Agata Ciabattoni</i>	
Hereditarily Rigid Relations: Dedicated to Professor I.G. Rosenberg on the Occasion of His 80-th Birthday	84
<i>Miguel Couceiro, Lucien Haddad, Maurice Pouzet, and Karsten Schölzel</i>	
Valuations in Nilpotent Minimum Logic	90
<i>Pietro Codara and Diego Valota</i>	

Keynote Address II

Contextuality Supplies the Magic for Quantum Computation	96
<i>Mark Howard, Joel Wallman, Victor Veitch, and Joseph Emerson</i>	

Application-Specific Circuits

An RNS FFT Circuit Using LUT Cascades Based on a Modulo EVMDD	97
<i>Hiroki Nakahara, Tsutomu Sasao, Hiroyuki Nakanishi, and Kazumasa Iwai</i>	
Non-Binary Analog-to-Digital Converter Based on Amoeba-Inspired Neural Network	103
<i>Uichi Ishida, Yusuke Yamazaki, and Takao Waho</i>	
Early-Stage Operation-Skipping Scheme for Low-Power Stochastic Image Processors	109
<i>Daisaku Katagiri, Naoya Onizawa, and Takahiro Hanyu</i>	

Data Mining

A Novel Weighted Hierarchical Adaptive Voting Ensemble Machine Learning Method for Breast Cancer Detection	115
<i>Clemen Deng and Marek Perkowski</i>	
Computation Time Reduction to Speed-up the Database Searching Process	121
<i>Talal Bonny and Bassel Soudan</i>	
Grading Evaluation Method in Character Drawing Study Support System	127
<i>Ryuichi Murakami and Noriaki Muranaka</i>	

Keynote Address III

Novel VLSI Architectures for Real-World Intelligent Systems	132
<i>Michitaka Kameyama</i>	

Logic and Stateflow Models

Contribution to the Study of Ternary Functions with a Bent Reed-Muller Spectrum	133
<i>Claudio Moraga, Milena Stanković, and Radomir S. Stanković</i>	
Towards Fuzzy Partial Logic	139
<i>Libor Běhounek and Vilém Novák</i>	
Using SPIN to Check Nondeterministic Simulink Stateflow Models	145
<i>Chikatoshi Yamada and D. Michael Miller</i>	

Memory Circuits

Write-Operation Frequency Reduction for Nonvolatile Logic LSI with a Short Break-Even Time	152
<i>Takeaki Akutsu, Masanori Natsui, and Takahiro Hanyu</i>	
A Multi-level Cell for STT-MRAM with Biaxial Magnetic Tunnel Junction	158
<i>Aynaz Vatankhahghadim and Ali Sheikholeslami</i>	

Decision Diagrams

A Reduction Method for the Number of Variables to Represent Index Generation Functions: s-Min Method	164
<i>Tsutomu Sasao</i>	
Edge Reduction for EVMDDs to Speed Up Analysis of Multi-state Systems	170
<i>Shinobu Nagayama, Tsutomu Sasao, Jon T. Butler, Mitchell A. Thornton, and Theodore W. Manikas</i>	
Belief Network Support via Decision Diagrams	176
<i>Shawn C. Eastwood, Svetlana N. Yanushkevich, and Vlad P. Shmerko</i>	
Using QMDD in Numerical Methods for Solving Linear Differential Equations via Walsh Functions	182
<i>Radomir S. Stanković and D. Michael Miller</i>	

Clones

Bounded Bases of Strong Partial Clones	189
<i>Victor Lagerkvist, Magnus Wahlström, and Bruno Zanuttini</i>	
Clones of Pivotally Decomposable Functions	195
<i>Miguel Couceiro and Bruno Teheux</i>	
Lazy Clones and Essentially Minimal Groupoids	199
<i>Hajime Machida and Tamás Waldhauser</i>	
Some Classes of Centralizing Monoids on a Three-Element Set	205
<i>Martin Goldstern, Hajime Machida, and Ivo G. Rosenberg</i>	
Author Index	211