

2015 6th Asia Symposium on Quality Electronic Design (ASQED 2015)

**Kula Lumpur, Malaysia
4-5 August 2015**



**IEEE Catalog Number: CFP1583H-POD
ISBN: 978-1-4673-7011-0**

6th Asia Symposium on Quality Electronic Design 2015

Table of Contents

SESSION 1A - Low Power Design and Interconnect Techniques

Combined SRAM Read/Write Assist Techniques for Near/Sub-Threshold Voltage Operation	1
Farah Yahya ¹ , Harsh Patel ¹ , Vikas Chandra ² , Benton Calhoun ¹ ¹ University of Virginia, Charlottesville, ² ARM Inc.	
Energy Efficient Sub/Near-Threshold Ripple-Carry Adder in Standard 65 nm CMOS	7
Ali Asghar Vatanjou, Trond Ytterdal, Snorre Aunet Norwegian University of Science and Technology	
An Efficient Mesh-of-Tree Based Interconnect Architecture for High Performance 3D FPGAs.....	13
Vinod Pangracious ¹ , Zied Marrakchi ² , Habib Mehrez ² ¹ American University in Dubai, ² Universit'e Pierre et Marie Curie	
Current-Mode Simultaneous Bidirectional Transceiver for On-Chip Global Interconnects	19
Nijwm Wary and Pradip Mandal Indian Institute of Technology, Kharagpur	

SESSION 1B - Error Prevention and Design for Robustness

SER Mitigation Technique through Selective Flip-flop Replacement	25
Pavan Vithal Torvi ¹ , V. R. Devanathan ¹ , Ashish Vanjari ¹ , V. Kamakoti ² ¹ Texas Instruments, ² Indian Institute of Technology Madras	
Architectural Error Prediction using Probabilistic Error Masking Matrices	31
Zheng Wang ¹ , Hui Xie ¹ , Saumitra Chafekar ¹ , Anupam Chattopadhyay ² ¹ RWTH-Aachen University, ² Nanyang Technological University	
A Pipelined CORDIC Architecture and Its Implementation in All-Digital FM Modulator-Demodulator	37
Trio Adiono, Nur Ahmadi, Antonius P. Renardy, Ashbir A. Fadila, Naufal Shidqi Bandung Institute of Technology	
Automatic Register Balancing in Model-based High-level Synthesis	43
Chandan Karfa Synopsys	
SynDFG: Synthetic Dataflow Graph Generator for High-level Synthesis	50
Sharad Sinha and Wei Zhang The Hong Kong University of Science and Technology	
Design for Reliability: A Novel Counter Matrix Code for FPGA based Quality Applications	56
Ahilan Appathurai and P Deepa Government College of Technology, Coimbatore	

SESSION 2A - Testing and Packaging

Optimizing Test Time for Core-Based 3-D Integrated Circuits by Genetic Algorithm	62
Tanusree Kaibartta ¹ , Chandan Giri ² , Hafizur Rahaman ² , Debesh K. Das ³ ¹ ISM Dhanbad, ² Indian Institute of Engineering Science and Technology, Shibpur, ³ Jadavpur University	
Method to Improve Ball Grid Array Imax Distribution for Small Form Factor Package Design	68
Chin Lee Kuan, Jimmy Huang, Bok Eng Cheah, Jackson Kong Intel Microelectronics (M) Sdn. Bhd	
MIM Capacitance Efficiency Study for High Speed I/O Power Integrity Network Design:	
<i>MIM and MIMless High Speed I/O Performance Characterization</i>	72
Fern Nee Tan, Ming Dak Chai, Mohamad Shahrir Tamrin Intel Microelectronics	
Detection of Intermittent Resistive Faults in Electronic Systems Based on the Mixed-Signal Boundary-Scan Standard	77
Hans G. Kerckhoff and Hassan Ebrahimi University of Twente	

SESSION 2B - RF Design and EMC

True 3D Antenna for UHF RFID Application	83
Yongsheng Zhang ¹ , Bin Wang ¹ , Haipeng Zhang ¹ , Weixin Kong ² ¹ Hangzhou University of Electronic Science and Technology, ² Rice Microelectronics	
Electromigration Failure Mechanism Comparison between Wafer Level and Package Level	
Reliability Test on Via Structure	86
Dulin Wang, Cheng Nee Ong, Hong Seng Ng X-FAB Sarawak Sdn. Bhd.	
Radio-Frequency Silicon-based CMOS-Compatible MEMS Variable Solenoid Micro-Fluidic	
Inductor with Galinstan-Based Continuously-Adjustable Turn-Ratio Technique	90
Fateme Banitorfian, Farshad Eshghabadi, Asrulnizam Abd Manaf, Norlaili Mohd Noh, Mohd Tafir Mustafa Universiti Sains Malaysia (USM)	

SESSION 3A - Clock Network Design and Routing

Clock Gating Assertion Check: An Approach towards Achieving Faster Verification Closure	
on Clock Gating Functionality	94
Jian Zhong Wang ¹ , Norlaili Mohd Noh ² , Bakhtiar Affendi Rosdi ² ¹ Intel Corporation, ² Universiti Sains Malaysia	
An All-Digital Adaptive Approach to Combat Aging Effects in Clock Networks	102
Senthil Arasu, Mehrdad Nourani, Hao Luo University of Texas at Dallas	
An Efficient Buffer Sizing Algorithm for Clock Trees Considering Process Variations	108
Chao Deng, Yici Cai, Qiang Zhou, Zhuwei Chen Tsinghua University	
3-D Global Routing with Layer Directive and Scenic Constraints	114
Zhongdong Qi, Yici Cai, Qiang Zhou, Zhuwei Chen Tsinghua University	
An Accurate Detailed Routing Routability Prediction Model in Placement	119
Quan Zhou, Xueyan Wang, Zhongdong Qi, Zhuwei Chen, Qiang Zhou, Yici Cai Tsinghua University	

SESSION 3B - Emerging Technologis and Applications

Performance Analysis of 22 nm Deep Submicron NMOS Transistors	123
Kim Ho Yeap ¹ , Jor Gie Liew ¹ , Siu Hong Loh ¹ , Humaira Nisar ¹ , Zairi Ismael Rizman ² ¹ Tunku Abdul Rahman University, ² MARA University of Technology	
Testing Power-Delivery TSVs	127
ShiHua-Xuan Li ¹ , Hua-Cheng Fu ¹ , Yu Huang ¹ , Jin-Cheng Jiang ¹ , Ding-Ming Kwai dm ² , Yung-Fa Chou ² ¹ National Tsing Hua Univ., ² ICL, Industrial Technology Research Institute	
Cluster Error Correction and On-Line Repair for Real-Time TSV Array	132
Tsong-Chu Huang National Changhua University of Education	
Decision-based Biochips: A Novel Design for Concurrent Execution of Networked	
Bioassays Integrated in Scalable DMFBs	138
Pranab Roy ¹ , Mriganka Chakraborty ¹ , Aatreyi Bal ¹ , Hafizur Rahaman ¹ , Parthasarathi Dasgupta ² ¹ Indian Inst of Engineering Science and Technology, Shibpur, ² Indian Inst of Management Calcutta	
Compact FPGA Implementation of PRESENT with Boolean S-Box	144
Jia Jun Tay, Mou Ling Dennis Wong, Ming Ming Wong, Cishen Zhang, Ismat Hijazin Swinburne University of Technology	
Realization of Non-linear i-v Curve with Low Power Dissipation using Linear Ion Drift	
Memristor Model	149
T A Anusudha and SRS Prabakaran VIT University Chennai Campus	

SESSION 4A - Special Chip Fabrication Technology and Design

High Voltage MOS Modeling with BSIM4 Sub-Circuit Model	155
Chiew Ching Tan and Philip Beow Yew Tan Silterra Malaysia Sdn. Bhd	
A New 600V Partial SOI LDMOS with Step-doped Drift Region	161
Yue Hu ¹ , Hao Wang ¹ , Caixia Du ¹ , Yuzhun Du ¹ , Peigang Deng ¹ , Jin He ¹ , Lei Song ² , Haiqin Zhou ³ , Yong Wu ³ ¹ Peking University Shenzhen, ² Shenzhen SuperD Co. Ltd., ³ Tianma Micro-Electronics Co. Ltd.	
A Field-Based Parasitic Capacitance Model with 3-D Terminal and Terminal Fringe Components	166
Aixi Zhang ¹ , Wei Zhao ¹ , Yue Hu ¹ , Jin He ¹ , Qingxing He ¹ , Lei Song ² , Haiqin Zhou ³ , Yong Wu ³ ¹ Peking University Shenzhen SOC Key Laboratory, ² Shenzhen SuperD Co. Ltd., ³ Tianma Micro-Electronics Co. Ltd.	
Non-Linearity Analysis of Stochastic Time-to-Digital Converter	171
Val Mikos ^{1,2} , Toru Nakura ² , Kunihiro Asada ² ¹ ETH Zurich, ² University of Tokyo	
Fully-Hybrid Computer-Aided RF LNA Design and Evaluation for GSM-1900 Standard Band.....	177
Farshad Eshghabadi, Fatemeh Banitorfian, Norlaili Mohd Noh, Mohd Tafir Mustaffa, Asrulnizam Abd Manaf AISDe, Universiti Sains Malaysia	

SESSION 4B - Bio-chip and Integrated Systems

A Wide Input Voltage Range Start-up Circuit for Solar Energy Harvesting System	181
Shourya Kansal ¹ , Ajay Mantha ² , Y.B. Priyamvada ¹ , Gajendranath Chowdary ³ , Shiv Govindh Singh ¹ , Ashudeb Dutta ¹ ¹ Indian Institute of Technology Hyderabad, ² Redpine Signals Inc., ³ Indian Inst of Technology Delhi	
On Enhancing the Reliability of Digital Microfluidic Biochips (DMFB) through Electrode Cells Health Classification	186
Madiha Arshad Sheikh, Noohul Basheer Zain Ali, Nor Hisham Hamid, Fawnizu Azmadi Hussin, Vineeta Shukla Universiti Teknologi PETRONAS	
Resonant Power Supply Noise Cancelling with Noise Detector based in DLL and Vernier TDC	192
Masahiro Kano, Toru Nakura, Kunihiro Asada The University of Tokyo	
An On-chip Transfer Function Measurement of PLLs with Triangular Modulated Stimulus	197
Toshiyuki Kikkawa, Toru Nakura, Kunihiro Asada The University of Tokyo	
PrimeTime Web-based Report Analyzer (PTWRA) Tool	203
Fawaz Mohammed Jumaah ¹ , Sreedharan Baskara Daas ² , Roslina Mohd Sidek ¹ , Fakhrul Zaman Rokhani ¹ ¹ University Putra Malaysia, ² Intelligent Circuits Engineering	