

2015 IEEE Custom Integrated Circuits Conference (CICC 2015)

San Jose, California, USA
28 – 30 September 2015



IEEE Catalog Number: CFP15CIC-POD
ISBN: 978-1-4799-8683-5

TABLE OF CONTENTS

2-1 SCALING ANALOG CIRCUITS INTO DEEP NANOSCALE CMOS: OBSTACLES AND WAYS TO OVERCOME THEM.....	1
<i>Kinget, P. R.</i>	
2-2 A 51 PW REFERENCE-FREE CAPACITIVE-DISCHARGING OSCILLATOR ARCHITECTURE OPERATING AT 2.8 Hz.....	9
<i>Wang, H. ; Mercier, P. P.</i>	
2-3 A 14.4NW 122KHZ DUAL-PHASE CURRENT-MODE RELAXATION OSCILLATOR FOR NEAR-ZERO-POWER SENSORS	13
<i>Dai, S. ; Rosenstein, J. K.</i>	
2-4 A 30.1μM2, $<\pm 1.1$ C-3σ-ERROR, 0.4-TO-1.0V TEMPERATURE SENSOR BASED ON DIRECT THRESHOLD-VOLTAGE SENSING FOR ON-CHIP DENSE THERMAL MONITORING	17
<i>Kim, S. ; Seok, M.</i>	
3-1 AN ELECTRICAL AND OPTICAL CONCURRENT DESIGN METHODOLOGY FOR ENLARGING JITTER MARGIN OF 25.8-GB/S OPTICAL INTERCONNECTS	21
<i>Takemoto, Takashi ; Yamashita, Hiroki ; Matsuoka, Yasunobu ; Lee, Yong ; Kokubo, Masaru</i>	
3-2 CIRCUIT TECHNIQUES FOR MITIGATING SHORT-TERM VTH INSTABILITY ISSUES IN SUCCESSIVE APPROXIMATION REGISTER (SAR) ADCS.....	25
<i>Choi, Won Ho ; Kim, Hoonki ; Kim, Chris H.</i>	
3-3 TIMING IN-SITU MONITORS: IMPLEMENTATION STRATEGY AND APPLICATIONS RESULTS.....	29
<i>Benhassain, A. ; Cacho, F. ; Huard, V. ; Saliva, M. ; Anghel, L. ; Parthasarathy, C. ; Jain, A. ; Giner, F.</i>	
3-4 AGING-AWARE ADAPTIVE VOLTAGE SCALING IN 22NM HIGH-K/METAL-GATE TRI-GATE CMOS	33
<i>Cho, Minki ; Tokunaga, Carlos ; Khellah, Muhammad M. ; Tschanz, James W. ; De, Vivek</i>	
4-1 SUB-SAMPLING PLL TECHNIQUES	37
<i>Gao, Xiang ; Klumperink, Eric ; Nauta, Bram</i>	
4-2 A 2–24GHZ 360 FULL-SPAN DIFFERENTIAL VECTOR MODULATOR PHASE ROTATOR WITH TRANSFORMER-BASED POLY-PHASE QUADRATURE NETWORK	45
<i>Li, Tso-Wei ; Park, Jong Seok ; Wang, Hua</i>	
4-3 A 3.9 MW, 35–44/41–59.5 GHZ DISTRIBUTED INJECTION LOCKED FREQUENCY DIVIDER.....	49
<i>Imani, Alireza ; Hashemi, Hossein</i>	
4-4 A MILLIMETER-WAVE FULLY DIFFERENTIAL TRANSFORMER-BASED PASSIVE REFLECTIVE-TYPE PHASE SHIFTER.....	53
<i>Li, Tso-Wei ; Wang, Hua</i>	
6-1 DESIGN OF PVT TOLERANT INVERTER BASED CIRCUITS FOR LOW SUPPLY VOLTAGES	57
<i>Harjani, Ramesh ; Palani, Rakesh Kumar</i>	
6-2 AN 8BIT, 2.6PS TWO-STEP TDC IN 65NM CMOS EMPLOYING A SWITCHED RING-OSCILLATOR BASED TIME AMPLIFIER	65
<i>Kim, Bongjin ; Kim, Hoonki ; Kim, Chris H.</i>	
6-3 A FULLY SYNTHESIZED 0.4V 77DB SFDR REPROGRAMMABLE SRMC FILTER USING DIGITAL STANDARD CELLS	69
<i>Liu, Jun ; Fahmy, Ahmed ; Kim, Taewook ; Maghari, Nima</i>	
7-1 A 201 MV/PH, 375 FPS AND 512×576 CMOS ISFET SENSOR IN 65NM CMOS TECHNOLOGY	73
<i>Jiang, Yu ; Liu, Xu ; Huang, Xiwei ; Guo, Jing ; Yan, Mei ; Yu, Hao ; Huang, Jui-Cheng ; Hsieh, Cheng-Hsiang ; Chen, Tung-Tsun</i>	
7-2 A VOLTAGE DOUBLING PASSIVE RECTIFIER/REGULATOR CIRCUIT FOR BIOMEDICAL IMPLANTS	77
<i>Lee, Edward K.F.</i>	
7-3 A COMPRESSED-SENSING SENSOR-ON-CHIP INCORPORATING STATISTICS COLLECTION TO IMPROVE RECONSTRUCTION PERFORMANCE	81
<i>Behravan, Vahid ; Li, Shuo ; Glover, Neil E. ; Chen, Chia-Hung ; Shoaib, Mohammed ; Temes, Gabor C. ; Chiang, Patrick Y.</i>	

7-4 A FULL-DUPLEX WIRELESS INTEGRATED TRANSCEIVER FOR IMPLANT-TO-AIR DATA COMMUNICATIONS	85
<i>Mirbozorgi, S.Abdollah ; Bahrami, Hadi ; Sawan, Mohamad ; Rusch, Leslie ; Gosselin, Benoit</i>	
9-1 MAPP: THE BERKELEY MODEL AND ALGORITHM PROTOTYPING PLATFORM.....	89
<i>Wang, Tianshi ; Karthik, Aadithya V. ; Wu, Bichen ; Yao, Jian ; Roychowdhury, Jaijeet</i>	
9-2 A SYSTEM-VERILOG BEHAVIORAL MODEL FOR PLLS FOR PRE-SILICON VALIDATION AND TOP-DOWN DESIGN METHODOLOGY	97
<i>Lotfy, Amr ; Farooq, Syed Feruz Syed ; Wang, Qi S ; Yaldiz, Soner ; Mosalikanti, Praveen ; Kurd, Nasser</i>	
9-3 A MIXED-DOMAIN MODELING METHOD FOR RF SYSTEMS.....	101
<i>Chen, Zhimiao ; Liu, Zhixing ; Liao, Lei ; Wunderlich, Ralf ; Heinen, Stefan</i>	
9-4 METHODS FOR FINDING GLOBALLY MAXIMUM-EFFICIENCY IMPEDANCE MATCHING NETWORKS WITH LOSSY PASSIVES	105
<i>Chappidi, ChandraKanth R. ; Sengupta, Kaushik</i>	
10-1 DESIGN CONSIDERATIONS OF HBM STACKED DRAM AND THE MEMORY ARCHITECTURE EXTENSION	109
<i>Lee, D. U. ; Lee, K. S. ; Lee, Y. ; Kim, K. W. ; Kang, J. H. ; Lee, Jaejin, Chun, J. H.</i>	
10-2 NON-RESISTANCE METRIC BASED READ SCHEME FOR MULTI-LEVEL PCRAM IN 25 NM TECHNOLOGY.....	117
<i>Cheon, Junho ; Lee, Insoo ; Ahn, Changyong ; Stanisavljevic, Milos ; Athmanathan, Aravinthan ; Papandreou, Nikolaos ; Pozidis, Haris ; Eleftheriou, Evangelos ; Shin, Minchul ; Kim, Taekseung ; Kang, Jong Ho ; Chun, Jun Hyun</i>	
10-3 A FULLY-FUNCTIONAL 90NM 8MB STT MRAM DEMONSTRATOR FEATURING TRIMMED, REFERENCE CELL-BASED SENSING	121
<i>DeBrosse, John ; Maffitt, Thomas ; Nakamura, Yutaka ; Jan, Guenole ; Wang, Po-Kang</i>	
10-4 A 298-FJ/WRITECYCLE 650-FJ/READCYCLE 8T THREE-PORT SRAM IN 28-NM FD-SOI PROCESS TECHNOLOGY FOR IMAGE PROCESSOR.....	124
<i>Mori, Haruki ; Nakagawa, T. ; Kitahara, Y. ; Kawamoto, Y. ; Takagi, K. ; Yoshimoto, S. ; Izumi, S. ; Nii, K. ; Kawaguchi, H. ; Yoshimoto, M.</i>	
11-1 A DUAL-BAND 802.11ABGN/AC TRANSCEIVER WITH INTEGRATED PA AND T/R SWITCH IN A DIGITAL NOISE CONTROLLED SOC	128
<i>Chung, Yuan-Hung ; Liao, Che-Hung ; Lin, Chun-Wei ; Shih, Yi-Shing ; Li, Chin-Fu ; Hung, Meng-Hsiung ; Liu, Ming-Chung ; Wu, Pi-An ; Hsu, Jui-Lin ; Hsu, Ming-Yeh ; Chen, Sheng-Hao ; Chang, Po-Yu ; Chen, Chih-Hao ; Chang, Yu-Hsien ; Chen, Jun-Yu ; Chang, Tao-Yao ; Chien, George</i>	
11-2 A HIGHLY LINEAR DUAL-BAND MIXED-MODE POLAR POWER AMPLIFIER IN CMOS WITH AN ULTRA-COMPACT OUTPUT NETWORK.....	136
<i>Park, Jong Seok ; Hu, Song ; Wang, Yanjie ; Wang, Hua</i>	
11-3 A 15 GHZ-BANDWIDTH 20DBM P_{SAT} POWER AMPLIFIER WITH 22% PAE IN 65NM CMOS	140
<i>Zhao, Junlei ; Bassi, Matteo ; Mazzanti, Andrea ; Svelto, Francesco</i>	
11-4 A 28-GHZ INVERSE CLASS-F POWER AMPLIFIER WITH COUPLED-INDUCTOR BASED HARMONIC IMPEDANCE MODULATOR	144
<i>Mortazavi, Seyed Yahya ; Koh, Kwang-Jin</i>	
14-1 EMBEDDED COOLING TECHNOLOGIES FOR DENSELY INTEGRATED ELECTRONIC SYSTEMS	148
<i>Sarvey, Thomas E. ; Zhang, Yang ; Zheng, Li ; Thadesar, Paragkumar ; Gutala, Ravi ; Cheung, Colman ; Rahman, Arifur ; Bakir, Muhamnad S.</i>	
14-2 A SOFT-ERROR HARDENED PROCESS PORTABLE EMBEDDED MICROPROCESSOR	156
<i>Vashishtha, Vinay ; Clark, Lawrence T. ; Chellappa, Srivatsan ; Gogulamudi, Anudeep R. ; Gujja, Aditya ; Farnsworth, Chad</i>	
14-3 A 2.2 GS/S 188MW SPECTROMETER PROCESSOR IN 65NM CMOS FOR SUPPORTING LOW-POWER THZ PLANETARY INSTRUMENTS	160
<i>Hsiao, F. ; Tang, A. ; Kim, Y. ; Drouin, Brian ; Chattopadhyay, Goutam ; Chang, M-C Frank</i>	
14-4 ARRIA™ 10 DEVICE ARCHITECTURE	163
<i>Tyhach, Jeffrey ; Hutton, Mike ; Atsatt, Sean ; Rahman, Arifur ; Vest, Brad ; Lewis, David ; Langhammer, Martin ; Shumaryev, Sergey ; Hoang, Tim ; Chan, Allen ; Choi, Dong-Myung ; Oh, Dan ; Lee, Hae-Chang ; Chui, Jack ; Sia, Ket Chiew ; Kok, Edwin ; Koay, Wei-Yee ; Ang, Boon-Jin</i>	
14-5 DYNAMIC AND LEAKAGE POWER REDUCTION OF ASICS USING CONFIGURABLE THRESHOLD LOGIC GATES	171
<i>Yang, Jinghua ; Davis, Joseph ; Kulkarni, Niranjan ; Seo, Jae-sun ; Vrudhula, Sarma</i>	
15-1 A 190MW 40GBPS SERDES TRANSMITTER AND RECEIVER CHIPSET IN 65NM CMOS TECHNOLOGY	175
<i>Huang, Ke ; Luo, Deng ; Wang, Ziqiang ; Zheng, Xuqiang ; Li, Fule ; Zhang, Chun ; Wang, Zhihua</i>	

15-2 A 1.8-PJ/BIT 16×16-GB/S SOURCE SYNCHRONOUS PARALLEL INTERFACE IN 32NM SOI CMOS WITH RECEIVER REDUNDANCY FOR LINK RECALIBRATION	179
<i>Dickson, Timothy O. ; Liu, Yong ; Agrawal, Ankur ; Bulzacchelli, John F. ; Ainspan, Herschel ; Toprak-Deniz, Zeynep ; Parker, Benjamin D. ; Meghelli, Mounir ; Friedman, Daniel J.</i>	
15-3 A POWER-AND-AREA EFFICIENT 10 × 10 GB/S BOOTSTRAP TRANSCEIVER IN 40 NM CMOS FOR REFERENCE-LESS AND LANE-INDEPENDENT OPERATION	183
<i>Lee, Joon-Yeong ; Han, Kwangseok ; Kim, Taeho ; Lee, Sang-Eun ; Lee, Jeong-Sup ; Yoon, Taehun ; Park, Jinho ; Bae, Hyeon-Min</i>	
15-4 A 5.4-MW 4-GB/S 5-BAND QPSK TRANSCEIVER FOR FREQUENCY-DIVISION MULTIPLEXING MEMORY INTERFACE	187
<i>Cho, Wei-Han ; Li, Yilei ; Kim, Yanghyo ; Huang, Po-Tsang ; Du, Yuan ; Lee, Sheau Jiung ; Chang, Mau-Chung Frank</i>	
15-5 AN ON-CHIP STOCHASTIC SIGMA-TRACKING EYE-OPENING MONITOR FOR BER-OPTIMAL ADAPTIVE EQUALIZATION	191
<i>Won, Hyosup ; Han, Kwangseok ; Lee, Sangeun ; Park, Jinho ; Bae, Hyeon-Min</i>	
15-6 A 0.622–10GB/S INDUCTORLESS ADAPTIVE LINEAR EQUALIZER WITH SPECTRAL TRACKING FOR DATA RATE ADAPTATION IN 0.13-μM CMOS	195
<i>Ray, Sagar ; Hella, Mona M.</i>	
15-7 A 4MW WIDE BANDWIDTH RING-BASED FRACTIONAL-N DPLL WITH 1.9PS_{RMS} INTEGRATED-JITTER	199
<i>Elsholy, Ahmed ; Saxena, Saurabh ; Nandwana, Romesh Kumar ; Elshazly, Amr ; Hanumolu, Pavan Kumar</i>	
16-1 HOLISTIC DEVICE EXPLORATION FOR 7NM NODE	203
<i>Raghavan, P. ; Bardon, M.Garcia ; Jang, D. ; Schuddinck, P. ; Yakimets, D. ; Ryckaert, J. ; Mercha, A. ; Horiguchi, N. ; Collaert, N. ; Mocuta, A. ; Mocuta, D. ; Tokei, Z. ; Verkest, D. ; Thean, A. ; Steegen, A.</i>	
16-2 SCALING CHALLENGES OF FINFET TECHNOLOGY AT ADVANCED NODES AND ITS IMPACT ON SOC DESIGN (INVITED)	208
<i>Banna, Srinivas</i>	
16-3 CHARACTERIZATION AND SIMULATION METHODOLOGY FOR TIME-DEPENDENT VARIABILITY IN ADVANCED TECHNOLOGIES	216
<i>Weckx, P. ; Kaczor, B. ; Raghavan, P. ; Franco, J. ; Simicic, M. ; Roussel, Ph.J. ; Linten, D. ; Thean, A. ; Verkest, D. ; Cathoor, F. ; Groeseneken, G.</i>	
18-1 ADC TRENDS AND IMPACT ON SAR ADC ARCHITECTURE AND ANALYSIS	224
<i>Fredenburg, Jeffrey ; Flynn, Michael P.</i>	
18-2 A FLASH-BASED NON-UNIFORM SAMPLING ADC ENABLING DIGITAL ANTI-ALIASING FILTER IN 65NM CMOS	232
<i>Wu, Tzu-Fan ; Ho, Cheng-Ru ; Chen, Mike Shuo-Wei</i>	
18-3 TWO-STEP BEAT FREQUENCY QUANTIZER BASED ADC WITH ADAPTIVE REFERENCE CONTROL FOR LOW SWING BIO-POTENTIAL SIGNALS	236
<i>Kundu, Somnath ; Kim, Bongjin ; Kim, Chris H.</i>	
18-4 PRACTICAL CONSIDERATIONS FOR APPLICATION SPECIFIC TIME INTERLEAVED ADCS	240
<i>Buchwald, Aaron</i>	
18-5 A 0.073-MM² 10-GS/S 6-BIT TIME-DOMAIN FOLDING ADC IN 65-NM CMOS WITH INHERENT DEM	248
<i>Zhu, Shuang ; Xu, Benwei ; Wu, Bo ; Soppimath, Kiran ; Chiu, Yun</i>	
18-6 A 5GS/S 10B 76MW TIME-INTERLEAVED SAR ADC IN 28NM CMOS	252
<i>Fang, Jie ; Thirunakkarasu, Shankar ; Yu, Xuefeng ; Silva-Rivas, Fabian ; Kim, Kwang Young ; Zhang, Chaoming ; Singor, Frank</i>	
19-1 MONOLITHIC VERY HIGH FREQUENCY GAN SWITCHED-MODE POWER CONVERTERS	256
<i>Maksimovic, Dragan ; Zhang, Yuanzhe ; Rodriguez, Miguel</i>	
19-2 A 5–115V EFFICIENCY-ENHANCED SYNCHRONOUS LED DRIVER WITH ADAPTIVE RESONANT TIMING CONTROL	260
<i>Liu, Zhidong ; Lee, Hoi</i>	
19-3 A 1A, 20MHZ/100MHZ DUAL-INDUCTOR 4-OUTPUT BUCK CONVERTER WITH FULLY-INTEGRATED BOND-WIRE-BASED OUTPUT FILTERS FOR RIPPLE REDUCTION	264
<i>Jiang, Yongjie ; Fayed, Ayman</i>	
19-4 FAST-TRANSIENT ASYNCHRONOUS DIGITAL LDO WITH LOAD REGULATION ENHANCEMENT BY SOFT MULTI-STEP SWITCHING AND ADAPTIVE TIMING TECHNIQUES IN 65-NM CMOS	268
<i>Yang, Fan ; Mok, Philip K.T.</i>	

19-5 3.5–0.5V INPUT, 1.0V OUTPUT MULTI-MODE POWER TRANSFORMER FOR A SUPERCAPACITOR POWER SOURCE WITH A PEAK EFFICIENCY OF 70.4%	272
<i>Hua, Xingyi ; Harjani, Ramesh</i>	
19-6 A NEAR-OPTIMUM 13.56 MHZ ACTIVE RECTIFIER WITH CIRCUIT-DELAY REAL-TIME CALIBRATIONS FOR HIGH-CURRENT BIOMEDICAL IMPLANTS	276
<i>Huang, Cheng ; Kawajiri, Toru ; Ishikuro, Hiroki</i>	
19-7 A POWER ELECTRONICS UNIT TO DRIVE PIEZOELECTRIC ACTUATORS FOR FLYING MICROROBOTS	280
<i>Lok, Mario ; Zhang, Xuan ; Helbling, Elizabeth Farrell ; Wood, Robert ; Brooks, David ; Wei, Gu-Yeon</i>	
19-8 A 110NA QUIESCENT CURRENT BUCK CONVERTER WITH ZERO-POWER SUPPLY MONITOR AND NEAR-CONSTANT OUTPUT RIPPLE	284
<i>Lu, Danzhu ; Yao, Suyi ; Shao, Bin</i>	
20-1 MATERIALS CHALLENGES FOR III-V/SI CO-INTEGRATED CMOS	288
<i>Sadana, D.K. ; Cheng, C.-W. ; Wacaser, B. ; Spratt, W. ; Shiu, K.T. ; Bedell, S.W.</i>	
20-2 RECENT ADVANCES IN GaN MMIC TECHNOLOGY	294
<i>Kolias, N. J.</i>	
20-3 A NOVEL LOW COST, HIGH PERFORMANCE AND RELIABLE SILICON INTERPOSER	299
<i>Yazdani, F.</i>	
20-4 COMPUTING IN 3D	305
<i>Franzon, Paul ; Rotenberg, Eric ; Tuck, James ; Davis, W.Rhett ; Zhou, Huiyang ; Schabel, Joshua ; Zhang, Zhenqian ; Dwiel, J.Brandon ; Forbes, Elliott ; Huh, Joonmoo ; Lipa, Steve</i>	
22-1 A 4.6MW, 22DBM IIP3 ALL MOSCAP BASED 34–314MHZ TUNABLE CONTINUOUS TIME FILTER IN 65NM	311
<i>Palani, Rakesh Kumar ; Harjani, Ramesh</i>	
22-2 2–4 GHZ Q-TUNABLE LC BANDPASS FILTER WITH 172-DBHZ PEAK DYNAMIC RANGE, RESILIENT TO +15-DBM OUT-OF-BAND BLOCKER	315
<i>Mohammadi, Laya ; Koh, Kwang-Jin</i>	
22-3 AN INJECTION LOCKED PLL FOR POWER SUPPLY VARIATION ROBUSTNESS USING NEGATIVE PHASE SHIFT PHENOMENON OF INJECTION LOCKED FREQUENCY DIVIDER	319
<i>Lee, Dongil ; Lee, Taeho ; Kim, Y.-H. ; Kim, Y.-J. ; Kim, L.-S.</i>	
22-4 A 200-MS/S 98-DB SNR TRACK-AND-HOLD IN 0.25-UM GAN HEMT	323
<i>Chung, SungWon ; Lee, Hae-Seung</i>	
23-1 PHYSICS-BASED COMPACT MODELS FOR INSULATED-GATE FIELD-EFFECT BIOSENSORS, LANDAU-TRANSISTORS, AND THIN-FILM SOLAR CELLS	327
<i>Alam, Muhammad A. ; Dak, Piyush ; Wahab, Muhammad A. ; Sun, Xingshu</i>	
23-2 A TECHNOLOGY-AGNOSTIC MTJ SPICE MODEL WITH USER-DEFINED DIMENSIONS FOR STT-MRAM SCALABILITY STUDIES	335
<i>Kim, Jongyeon ; Chen, An ; Behin-Aein, Behtash ; Kumar, Saurabh ; Wang, Jian-Ping ; Kim, Chris H.</i>	
23-3 SYMMETRY BREAKING IN THE DRAIN CURRENT OF MULTI-FINGER TRANSISTORS	339
<i>Lu, Ning ; Lee, Sungjae ; Wachnik, Richard A.</i>	
23-4 FAST STATISTICAL ANALYSIS OF RARE CIRCUIT FAILURE EVENTS VIA BAYESIAN SCALED-SIGMA SAMPLING FOR HIGH-DIMENSIONAL VARIATION SPACE	343
<i>Sun, Shupeng ; Li, Xin</i>	
24-1 A CIRCUIT DESIGNER'S GUIDE TO 5G MM-WAVE	347
<i>Niknejad, Ali M. ; Thyagarajan, Siva ; Alon, Elad ; Wang, Yanjie ; Hull, Christopher</i>	
24-2 DYNAMIC WAVEFORM SHAPING FOR RECONFIGURABLE RADIATED PERIODIC SIGNAL GENERATION WITH PICOSECOND TIME-WIDTHS	355
<i>Wu, Xue ; Sengupta, Kaushik</i>	
24-3 ADVANCED WIRELESS POWER AND DATA TRANSMISSION TECHNIQUES FOR IMPLANTABLE MEDICAL DEVICES	359
<i>Lee, Hyung-Min ; Kiani, Mehdi ; Ghovanloo, Maysam</i>	
25-1 A 20 GB/S 0.3 PJ/B SINGLE-ENDED DIE-TO-DIE TRANSCEIVER IN 28 NM-SOI CMOS	367
<i>Dehlaghi, Behzad ; Carusone, Anthony Chan</i>	
25-2 A 4×20-GB/S 0.86PJ/B/LANE 2-TAP-FFE SOURCE-SERIES-TERMINATED TRANSMITTER WITH FAR-END CROSSTALK CANCELLATION AND DIVIDER-LESS CLOCK GENERATION IN 65NM CMOS	371
<i>Yuan, Shuai ; Wu, Liji ; Wang, Ziqiang ; Zheng, Xuqiang ; Jia, Wen ; Zhang, Chun ; Wang, Zhihua</i>	
25-3 A 20GB/S 0.77PJ/B VCSEL TRANSMITTER WITH NONLINEAR EQUALIZATION IN 32NM SOI CMOS	375
<i>Raj, Mayank ; Monge, Manuel ; Emami, Azita</i>	

M-1 A LINEAR TRANSCONDUCTANCE AMPLIFIER WITH DIFFERENTIAL-MODE BANDWIDTH EXTENSION AND COMMON-MODE COMPENSATION	379
<i>Kong, Derui ; Lee, Sang Min ; Taleie, Shahin Mehdizad ; McGowan, Michael Joseph ; Seo, Dongwon</i>	
M-2 LOW POWER ANALOG CIRCUIT TECHNIQUES IN THE 5th GENERATION INTEL CORE™ MICROPROCESSOR (BROADWELL)	383
<i>Mosalikanti, Praveen ; Kurd, Nasser ; Mozak, Chris ; Oshita, Takao</i>	
M-3 A COMPACT, HIGH LINEARITY 40GS/S TRACK-AND-HOLD AMPLIFIER IN 90NM SIGE TECHNOLOGY	387
<i>Lal, Deeksha ; Abbasi, Morteza ; Ricketts, David S.</i>	
M-4 A SEIZURE-DETECTION IC EMPLOYING MACHINE LEARNING TO OVERCOME DATA-CONVERSION AND ANALOG-PROCESSING NON-IDEALITIES.....	391
<i>Zhang, Jintao ; Huang, Liechao ; Wang, Zhuo ; Verma, Naveen</i>	
M-5 A 550µM² CMOS TEMPERATURE SENSOR USING SELF-DISCHARGING P-N DIODE WITH ±0.1 C (3σ) CALIBRATED AND ±0.5 C (3σ) UNCALIBRATED INACCURACIES.....	395
<i>Chowdhury, Golam R. ; Hassibi, Arjang</i>	
M-6 A 16-CHANNEL, 1-SECOND LATENCY PATIENT-SPECIFIC SEIZURE ONSET AND TERMINATION DETECTION PROCESSOR WITH DUAL DETECTOR ARCHITECTURE AND DIGITAL HYSTERESIS	399
<i>Zhang, Chen ; Altaf, Muhammad Awais Bin ; Masdar, Jerald Yoo</i>	
M-7 AN EIGHT CHANNEL ANALOG-FFT BASED 450MS/S HYBRID FILTER BANK ADC WITH IMPROVED SNDR FOR MULTI-BAND SIGNALS IN 40NM CMOS.....	403
<i>Shin, Hundo ; Palani, Rakesh Kumar ; Saha, Anindya ; Yuan, Fang-Li ; Markovic, Dejan ; Harjani, Ramesh</i>	
M-8 A 14-BIT 0.17MM² SAR ADC IN 0.13µM CMOS FOR HIGH PRECISION NERVE RECORDING	407
<i>Nguyen, Anh Tuan ; Xu, Jian ; Yang, Zhi</i>	
M-9 A 0.04-MM² 0.9-MW 71-DB SNDR DISTRIBUTED MODULAR ΔΣ ADC WITH VCO-BASED INTEGRATOR AND DIGITAL DAC CALIBRATION	411
<i>Yoon, Yeonam ; Lee, Kyoungtae ; Hong, Sungjin ; Tang, Xiyuan ; Chen, Long ; Sun, Nan</i>	
M-10 A 16NM CONFIGURABLE PASS-GATE BIT-CELL REGISTER FILE FOR QUANTIFYING THE VMIN ADVANTAGE OF PFET VERSUS NFET PASS-GATE BIT CELLS.....	415
<i>Jeong, Jihoon ; Atallah, Francois ; Nguyen, Hoan ; Puckett, Josh ; Bowman, Keith ; Hansquine, David</i>	
M-11 CUSTOM 6-R, 2- OR 4-W MULTI-PORT REGISTER FILES IN AN ASIC SOC WITH A DVFS WINDOW OF 0.5 V, 130 MHZ TO 0.96 V, 3.2 GHZ IN A 28-NM HKMG CMOS TECHNOLOGY	419
<i>Hsieh, Henry ; Dhong, Sang H. ; Lin, Cheng-Chung ; Kuo, Ming-Zhang ; Tseng, Kuo-Feng ; Yang, Ping-Lin ; Huang, Kevin ; Wang, Min-Jer ; Hwang, Wei</i>	
M-12 A 14.8µV_{RMS} INTEGRATED NOISE OUTPUT CAPACITOR-LESS LOW DROPOUT REGULATOR WITH A SWITCHED-RC BANDGAP REFERENCE	422
<i>Magod, Raveesh ; Suda, Naveen ; Ivanov, Vadim ; Balasingam, Ravi ; Bakkaloglu, Bertan</i>	
M-13 A SCALABLE AND RECONFIGURABLE 2.5D INTEGRATED MULTICORE PROCESSOR ON SILICON INTERPOSER.....	426
<i>Lin, Jie ; Zhu, Shikai ; Yu, Zhiyi ; Xu, Dongjun ; Manoj, P.D.Sai ; Yu, Hao</i>	
M-14 A 275 GBPS AES ENCRYPTION ACCELERATOR USING ROM-BASED S-BOXES IN 65NM	430
<i>Erbagci, Burak ; Akkaya, Nail Etkin Can ; Teegarden, Craig ; Mai, Ken</i>	
M-15 EFFICIENCY IMPROVEMENT TECHNIQUES FOR RF POWER AMPLIFIERS IN DEEP SUBMICRON CMOS	434
<i>Banerjee, Aritra ; Hezar, Rahmi ; Ding, Lei</i>	
M-16 WIRELESS SYNCHRONIZATION OF MM-WAVE ARRAYS IN 65NM CMOS.....	438
<i>Chen, Charles ; Babakhani, Aydin</i>	
M-17 390–640MHZ TUNABLE OSCILLATOR BASED ON PHASE INTERPOLATION WITH -120DBC/HZ IN-BAND NOISE	442
<i>Meng, Xu ; Zhou, Lianhong ; Lin, Fujiang ; Heng, Chun-Huat</i>	
M-18 A 0.1–5.0GHZ SELF-CALIBRATED SDR TRANSMITTER WITH -62.6DBC CIM3 IN 65NM CMOS	446
<i>Yin, Yun ; Gao, Yanqiang ; Wang, Zhihua ; Chi, Baoyong</i>	
M-19 A FIELD-PROGRAMMABLE NOISE-CANCELING WIDEBAND RECEIVER WITH HIGH-LINEARITY HYBRID CLASS-AB-C LNTAS	450
<i>Zhu, Jianxun ; Kinget, Peter R.</i>	
T-1 A NOVEL SWITCHED-CAPACITOR-FILTER BASED LOW-AREA AND FAST-LOCKING PLL	454
<i>Amourah, Mezyad ; Whately, Morgan</i>	

T-2 A LOW TC, SUPPLY INDEPENDENT AND PROCESS COMPENSATED CURRENT REFERENCE	457
<i>Wu, Chundong ; Goh, Wang Ling ; Kok, Chiang Liang ; Yang, Wanlan ; Siek, Liter</i>	
T-3 A 72μW, 2.4GHZ, 11.7% TUNING RANGE, 212DBC/HZ FOM LC-VCO IN 65NM CMOS	461
<i>Kim, Joo-Myoung ; Lee, Jae-Seung ; Kim, Suna ; Kim, Taeik ; Park, Hojin ; Lee, Sang-Gug</i>	
T-4 ALL-DIGITAL SOC THERMAL SENSOR USING ON-CHIP HIGH ORDER TEMPERATURE CURVATURE CORRECTION	465
<i>Saligane, Mehdi ; Khayatzadeh, Mahmood ; Zhang, Yiqun ; Jeong, Seokhyeon ; Blaauw, David ; Sylvester, Dennis</i>	
T-5 A CONFIGURABLE 5.9 μW ANALOG FRONT-END FOR BIOSIGNAL ACQUISITION	469
<i>Yang, Tan ; Lu, Junjie ; Jahan, M.Shahriar ; Griffin, Kelly ; Langford, Jeremy ; Holleman, Jeremy</i>	
T-6 ULTRA-LOW POWER MULTI-CHANNEL DATA CONVERSION WITH A SINGLE SAR ADC FOR MOBILE SENSING APPLICATIONS.....	473
<i>Guo, Wenjuan ; Kim, Youngchun ; Tewfik, Ahmed ; Sun, Nan</i>	
T-7 A 10.5-B ENOB 645 NW 100KS/S SAR ADC WITH STATISTICAL ESTIMATION BASED NOISE REDUCTION	477
<i>Chen, Long ; Tang, Xiyuan ; Sanyal, Arindam ; Yoon, Yeonam ; Cong, Jie ; Sun, Nan</i>	
T-8 A 12B ENOB, 2.5MHZ-BW, 4.8MW VCO-BASED 0-1 MASH ADC WITH DIRECT DIGITAL BACKGROUND NONLINEARITY CALIBRATION	481
<i>Ragab, Kareem ; Sun, Nan</i>	
T-9 A 130NM CANARY SRAM FOR SRAM DYNAMIC WRITE V_{MIN} TRACKING ACROSS VOLTAGE, FREQUENCY, AND TEMPERATURE VARIATIONS.....	485
<i>Banerjee, Arijit ; Breiholz, Jacob ; Calhoun, Benton H.</i>	
T-10 A LOW ENERGY SRAM-BASED PHYSICALLY UNCLONABLE FUNCTION PRIMITIVE IN 28 NM CMOS	489
<i>Neale, Adam ; Sachdev, Manoj</i>	
T-11 A 0.4V~1V 0.2A/MM² 70% EFFICIENT 500MHZ FULLY INTEGRATED DIGITALLY CONTROLLED 3-LEVEL BUCK VOLTAGE REGULATOR WITH ON-DIE HIGH DENSITY MIM CAPACITOR IN 22NM TRI-GATE CMOS	493
<i>Kumar, Pavan ; Vaidya, Vaibhav A. ; Krishnamurthy, Harish ; Kim, Stephen ; Matthew, George E. ; Weng, Sheldon ; Thiruvengadam, Bharani ; Proefrock, Wayne ; Ravichandran, Krishnan ; De, Vivek</i>	
T-12 A SINGLE-INDUCTOR 7+7 RATIO RECONFIGURABLE RESONANT SWITCHED-CAPACITOR DC-DC CONVERTER WITH 0.1-TO-1.5V OUTPUT VOLTAGE RANGE	497
<i>Salem, Loai G. ; Mercier, Patrick P.</i>	
T-13 A 83FPS 1080P RESOLUTION 354 MW SILICON IMPLEMENTATION FOR COMPUTING THE IMPROVED ROBUST FEATURE IN AFFINE SPACE.....	501
<i>Yin, Shouyi ; Ouyang, Peng ; Liu, Leibo ; Wei, Shaojun</i>	
T-14 A 10 MW 60GHZ 65NM CMOS DCO WITH 24% TUNING RANGE AND 40 KHZ FREQUENCY GRANULARITY	505
<i>Hussein, Ahmed I. ; Saberi, Shadi ; Paramesh, Jeyanandh</i>	
T-15 A CARTESIAN FEEDBACK-FEEDFORWARD TRANSMITTER IC IN 130NM CMOS.....	509
<i>Ock, Sungmin ; Song, Hyejeong ; Gharpurey, Ranjit</i>	
T-16 A 0.6-V, 30-GHZ SIX-PHASE VCO WITH SUPERHARMONIC COUPLING IN 32-NM SOI CMOS TECHNOLOGY	513
<i>Shin, Dongseok ; Raman, Sanjay ; Koh, Kwang-Jin</i>	
T-17 A DUAL-TANK LC VCO TOPOLOGY APPROACHING TOWARDS THE MAXIMUM THERMODYNAMICALLY-ACHIEVABLE OSCILLATOR FOM	517
<i>Nikpaik, Amir ; Nabavi, Abdolreza ; Shirazi, Amir Hossein Masnadi ; Shekhar, Sudip ; Mirabbasi, Shahriar</i>	
T-18 A DC-TO-12.5GB/S 4.88MW/GB/S ALL-RATE CDR WITH A SINGLE LC VCO IN 90NM CMOS	521
<i>Yoon, Jong-Hyeok ; Kwon, Soon-Won ; Bae, Hyeon-Min</i>	
T-19 A HIGH-PERFORMANCE, YET SIMPLE TO DESIGN, DIGITAL-FRIENDLY TYPE-I PLL.....	525
<i>Sharkia, Ahmad ; Aniruddhan, Sankaran ; Shekhar, Sudip ; Mirabbasi, Shahriar</i>	
ED001 LOW DROPOUT REGULATORS	529
<i>Hanumolu, Pavan Kumar</i>	
ED002 A FEW BEHAVIORAL MODELING OPTIONS FOR BALANCING VERIFICATION COVERAGE AND CREDIBILITY	566
<i>Chen, Jess</i>	
ED003 MULTIPHASE RF TECHNIQUES IN CMOS: APPLIED TO BEAM-FORMING AND FULL DUPLEX RECEIVERS: CICC 2015 EDUCATIONAL SESSION	624
<i>Nauta, Bram</i>	

ED004 PHASE-LOCKED FREQUENCY SYNTHESIS AND MODULATION FOR MODERN WIRELESS TRANSCEIVERS	698
<i>Rhee, Woogyun</i>	
ED005 SUPPLY NOISE INDUCED JITTER MODELING AND OPTIMIZATION FOR HIGH-SPEED INTERFACES.....	736
<i>Oh, Dan ; Shim, Yujeong ; Chen, Guang</i>	
ED006 MAA EVOLUTION: COMMON ACCESS/BACKHAUL REFERENCE PLATFORM.....	757
<i>Sadri, Ali</i>	
ED007 SAR ADCS IN PARALLEL [TIME-INTERLEAVED] CONVERTER ARRAYS.....	773
<i>Kapusta, Ron</i>	
ED008 RESONANT WIRELESS POWER TRANSFER TECHNOLOGY & INTEGRATION ROADMAP	816
<i>Carobolante, Francesco</i>	
Author Index	