

2015 ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE 2015)

**Austin, Texas, USA
21 – 23 September 2015**



**IEEE Catalog Number: CFP15MCD-POD
ISBN: 978-1-4673-7668-6**

TABLE OF CONTENTS

KEYNOTE TALK I SYNTAX-GUIDED SYNTHESIS	1
<i>R. Alur</i>	
LOCAL AND GLOBAL FAIRNESS IN CONCURRENT SYSTEMS	2
<i>A. Brook, D. Peled, S. Schewe</i>	
SCEST: SEQUENTIALLY CONSTRUCTIVE ESTEREL	10
<i>K. Rathlev, S. Smyth, C. Motika, R. Hanxleden, M. Mendler</i>	
DESIGN AND VERIFICATION OF MULTI-RATE DISTRIBUTED SYSTEMS	20
<i>W. Li, L. Gerard, N. Shankar</i>	
OPTIMIZED DISTRIBUTED IMPLEMENTATION OF TIMED COMPONENT-BASED SYSTEMS	30
<i>A. Triki, J. Combaz, S. Bensalem</i>	
TOWARDS REFINEMENT TYPES FOR TIME-DEPENDENT DATA-FLOW NETWORKS	36
<i>J. Talpin, P. Jouvelot, S. Shukla</i>	
C-TO-VERILOG TRANSLATION VALIDATION	42
<i>A. Leung, D. Bounov, S. Lerner</i>	
MEMOCODE 2015 DESIGN CONTEST: CONTINUOUS SKYLINE COMPUTATION	48
<i>P. Milder</i>	
EFFICIENT IMPLEMENTATION OF CONTINUOUS SKYLINE COMPUTATION ON A MULTI-CORE PROCESSOR	52
<i>K. Koizumi, M. Inaba, K. Hiraki</i>	
EFFICIENT CONTINUOUS SKYLINE COMPUTATION ON MULTI-CORE PROCESSORS BASED ON MANHATTAN DISTANCE	56
<i>E. Montahaie, M. Ghafouri, S. Rahmani, H. Ghasemi, F. Bakhtiar, R. Zamanshoar, K. Jafari, M. Gavahi, R. Mirzaei, A. Ahmadzadeh, S. Gorgin</i>	
KEYNOTE TALK II ACCELERATING DATA CENTERS USING RECONFIGURABLE LOGIC	60
<i>D. Chiou</i>	
MODELING AND VERIFYING CONTEXT-AWARE NON-MONOTONIC REASONING AGENTS	61
<i>A. Rakib, H. Haque</i>	
METRIC INTERVAL TEMPORAL LOGIC SPECIFICATION ELICITATION AND DEBUGGING	70
<i>A. Dokhanchi, B. Hoxha, G. Fainekos</i>	
FORMAL VALIDATION AND VERIFICATION OF A MEDICAL SOFTWARE CRITICAL COMPONENT	80
<i>P. Arcaini, S. Bonfanti, A. Gargantini, A. Mashkoor, E. Riccobene</i>	
HIERARCHICAL MULTI-FORMALISM PROOFS OF CYBER-PHYSICAL SYSTEMS	90
<i>M. Whalen, S. Rayadurgam, E. Ghassabani, A. Murugesan, O. Sokolsky, M. Heimdahl, I. Lee</i>	
MODELING RESOURCE SHARING USING FSM-SADF	96
<i>J. Bastos, S. Stuijk, J. Voeten, R. Schiffelers, J. Jacobs, H. Corporaal</i>	
LOGIC ANALYSIS AND OPTIMIZATION WITH QUICK IDENTIFICATION OF INVARIANTS THROUGH ONE TIME FRAME ANALYSIS	102
<i>M. Fujita</i>	
LAYERING RTL, SAFL, HANDEL-C AND BLUESPEC CONSTRUCTS ON CHISEL HCL	108
<i>D. Greaves</i>	
COMPOSITIONAL DESIGN OF ASYNCHRONOUS CIRCUITS FROM BEHAVIOURAL CONCEPTS	118
<i>J. Beaumont, A. Mokhov, D. Sokolov, A. Yakovlev</i>	
A GENERIC SYNTHESISABLE TEST BENCH	128
<i>M. Naylor, S. Moore</i>	
PASSIVE TESTING OF PRODUCTION SYSTEMS BASED ON MODEL INFERENCE	138
<i>W. Durand, S. Salva</i>	
MODEL AND PROGRAM REPAIR VIA SAT SOLVING	148
<i>P. Attie, A. Cherri, K. Bab, M. Sakr, J. Saklawi</i>	
ON THE DEPLOYMENT PROBLEM OF EMBEDDED SYSTEMS	158
<i>S. Kugele, G. Pucea, R. Popa, L. Dieudonne, H. Eckardt</i>	
KEYNOTE TALK III A FORMAL METHODS PERSPECTIVE ON PRODUCT LINE ENGINEERING	168
<i>P. Clements</i>	
REDUCING POWER WITH ACTIVITY TRIGGER ANALYSIS	169
<i>J. Lanik, J. Legriel, E. Piriou, E. Viaud, F. Rahim, O. Maler, S. Rahim</i>	

IMPLEMENTING LATENCY-INSENSITIVE DATAFLOW BLOCKS	179
<i>B. Cao, K. Ross, M. Kim, S. Edwards</i>	
SYMBOLIC LOOP PARALLELIZATION FOR BALANCING I/O AND MEMORY ACCESSES ON PROCESSOR ARRAYS	188
<i>A. Tanase, M. Witterauf, J. Teich, F. Hannig</i>	
PROCESS ALGEBRA SEMANTICS & REACHABILITY ANALYSIS FOR MICRO- ARCHITECTURAL MODELS OF COMMUNICATION FABRICS	198
<i>S. Wouda, S. Joosten, J. Schmaltz</i>	
AUTOMATIC AND CONFIGURABLE INSTRUMENTATION OF C PROGRAMS WITH TEMPORAL ASSERTION CHECKERS	208
<i>M. Chabot, K. Mazet, L. Pierre</i>	
FROM SIGNAL TEMPORAL LOGIC TO FPGA MONITORS	218
<i>S. Jaksic, E. Bartocci, R. Grosu, R. Kloibhofer, T. Nguyen, D. Nickovic</i>	
FROM NON-ZENONESS VERIFICATION TO TERMINATION	228
<i>P. Ganty, S. Genaim, R. Lal, P. Prabhakar</i>	
VERIFICATION CONDITION GENERATION FOR HYBRID SYSTEMS	238
<i>X. Li, K. Schneider</i>	
TOWARDS VERIFICATION OF HYBRID SYSTEMS IN A FOUNDATIONAL PROOF ASSISTANT	248
<i>D. Ricketts, G. Malecha, M. Alvarez, V. Gowda, S. Lerner</i>	
Author Index	