

2015 Austrian Workshop on Microelectronics (Austrochip 2015)

**Vienna, Austria
28 September 2015**



**IEEE Catalog Number: CFP15AUS-POD
ISBN: 978-1-4673-9275-4**

2015 Austrian Workshop on Microelectronics

Austrochip 2015

Table of Contents

Welcome Message from the Chairs.....	vii
Committee Lists.....	viii
Sponsors.....	x

Invited Talk

Globally Asynchronous Locally Synchronous Design Methodology in ASICs for Wireless Communications	1
<i>Milos Krstic</i>	

Digital Circuit Design

Revisiting Sorting Network Based Completion Detection for 4 Phase Delay Insensitive Codes	3
<i>Florian Huemer, Markus Schütz, and Andreas Steininger</i>	
A Heterogeneous Architecture Template for Application Domain Specific Reconfigurable Logic	9
<i>Timm Bostelmann and Sergei Sawitzki</i>	
A Practical Comparison of 2-Phase Delay Insensitive Communication Protocols	15
<i>Markus Schütz, Florian Huemer, and Andreas Steininger</i>	

Analogue Circuit Design

A Laser Diode Driver with Hyperbolic Time Dependent Current in 0.35 μ m BiCMOS Technology	21
<i>Abbas Khanmohammadi, Niksa Tadic, and Horst Zimmermann</i>	
10 Gb/s 4-PAM Ring Modulator Driver	27
<i>Nemanja Vokić, Bernhard Goll, and Horst Zimmermann</i>	
On-chip Delay Line for Extraction of Decorrelated Phase Noise in FMCW Radar Transceiver MMICs	31
<i>Alexander Melzer, Florian Starzer, Herbert Jäger, and Mario Huemer</i>	

Manufacturing Issues in Analogue Circuits

Synchronization Approaches for Testing Mixed-Signal SoCs under Real-Time Constraints Using On-chip Capabilities	36
<i>Stefan Tauner, Dominik Widhalm, and Martin Horauer</i>	
MOM Capacitance Measurements in a 130 nm CMOS Node	42
<i>Bernd Landgraf</i>	
On Optimal Latin Hypercube Design for Yield Analysis of Analog Circuits	46
<i>Hiwa Mahmoudi and Horst Zimmermann</i>	
Author Index	50