

2015 International 3D Systems Integration Conference (3DIC 2015)

**Sendai, Japan
31 August – 2 September 2015**



**IEEE Catalog Number: CFP15DIC-POD
ISBN: 978-1-4673-9386-7**

**Copyright © 2015 by the Institute of Electrical and Electronic Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number: CFP15DIC-POD
ISBN 13: 978-1-4673-9386-7

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

3D-IC TECHNOLOGIES AND 3D FPGA	1
<i>Wu, X.</i>	
THE ISSUES OF AUTOMATED DRIVING VEHICLE AND THE EXPECTATIONS FOR 3D INTEGRATION TECHNOLOGY	5
<i>Kamada, T.</i>	
NEUROMORPHIC SEMICONDUCTOR MEMORY	9
<i>Lam, C. H.</i>	
3D SYSTEM INTEGRATION RESEARCH AT IMEC	N/A
<i>Beyne, Eric</i>	
ADVANCED 2.5D/3D HETERO-INTEGRATION TECHNOLOGIES AT GINTI, TOHOKU UNIVERSITY	14
<i>Lee, K.w. ; Bea, J.c. ; Koyanagi, M. ; Fukushima, T. ; Tanaka, T.</i>	
3D RESEARCH ACTIVITIES IN ITRI	N/A
<i>Lo, Wei-chung</i>	
CURRENT AND FUTURE 3D ACTIVITIES AT FRAUNHOFER	20
<i>Heinig, A. ; Chaudhary, M.w. ; Schneider, P. ; Ramm, P. ; Weber, J.</i>	
IME'S CAPABILITIES AND PROGRAMS IN 2.5D/3DIC	N/A
<i>Rao, Vempati Srinivasa</i>	
3D ADVANCED INTEGRATION TECHNOLOGY FOR HETEROGENEOUS SYSTEMS	24
<i>Vivet, P. ; Bernard, C. ; Clermidy, F. ; Dutoit, D. ; Guthmuller, E. ; Panades, I.-m. ; Pillonnet, G. ; Thonnart, Y. ; Garnier, A. ; Lattard, D. ; Jouve, A. ; Bana, F. ; Mourier, T. ; Cheramy, S.</i>	
PATH TO 3D HETEROGENEOUS INTEGRATION	27
<i>Green, D.s. ; Dohrman, C.l. ; Demmin, J. ; Tsu-hsi Chang</i>	
INVITED TALK: SOME CHALLENGES IN SCALING 3D ICS TO A BROADER APPLICATION SET	N/A
<i>Iyer, Subramanian</i>	
RECONFIGURED MULTICHIP-ON-WAFER (MCOW) CU/OXIDE HYBRID BONDING TECHNOLOGY FOR ULTRA-HIGH DENSITY 3D INTEGRATION USING RECESSED OXIDE, THIN GLUE ADHESIVE, AND THIN METAL CAPPING LAYERS	31
<i>Lee, K.w. ; Nagai, C. ; Nakamura, A. ; Aizawa, H. ; Bea, J.c. ; Koyanagi, M. ; Hashiguchi, H. ; Fukushima, T. ; Tanaka, T.</i>	
INTERMEDIATE BEOL PROCESS INFLUENCE ON POWER AND PERFORMANCE FOR 3DVLSI	35
<i>Sarhan, H. ; Thuries, S. ; Billoint, O. ; Deprat, F. ; De Sousa, A.a. ; Batude, P. ; Fenouillet-beranger, C. ; Clermidy, F.</i>	
SILICON BASED DRY-FILMS EVALUATION FOR 2.5D AND 3D WAFER-LEVEL SYSTEM INTEGRATION IMPROVEMENT	40
<i>Jouve, A. ; Siquin, Y. ; Garnier, A. ; Daval, M. ; Chausse, P. ; Argoud, M. ; Allouti, N. ; Baud, L. ; Dechamp, J. ; Franiatte, R. ; Cheramy, S. ; Kato, H. ; Kondo, K.</i>	
INVITED TALK: PROGRESS IN 3D INTEGRATED CIRCUITS	N/A
<i>Patti, Robert</i>	
ELECTRICAL PERFORMANCE OF HIGH BANDWIDTH MEMORY (HBM) INTERPOSER CHANNEL IN TERABYTE/S BANDWIDTH GRAPHICS MODULE	49
<i>Hyunsuk Lee ; Kyungjun Cho ; Heegon Kim ; Sumin Choi ; Jaemin Lim ; Jounggho Kim</i>	
NEW SIGNAL SKEW CANCELLATION METHOD FOR 2 GBPS TRANSMISSION IN GLASS AND ORGANIC INTERPOSERS TO ACHIEVE 2.5D PACKAGE EMPLOYING NEXT GENERATION HIGH BANDWIDTH MEMORY (HBM)	53
<i>Kariyazaki, S. ; Kuboyama, K. ; Oikawa, R. ; Funaya, T.</i>	
NOVEL LOCAL STRESS EVALUATION METHOD IN 3D IC USING DRAM CELL ARRAY WITH PLANAR MOS CAPACITORS	58
<i>Tanikawa, S. ; Kino, H. ; Fukushima, T. ; Koyanagi, M. ; Tanaka, T.</i>	
CHARACTERIZATION OF STRESS DISTRIBUTION IN ULTRA-THINNED DRAM WAFER	62
<i>Nakamura, T. ; Mizushima, Y. ; Kim, Y.s. ; Sugie, R. ; Ohba, T.</i>	
NO PUMPING AT 450 °C WITH ELECTRODEPOSITED COPPER TSV	67
<i>Kondo, K. ; Mukahara, S. ; Yokoi, M. ; Onuki, J.</i>	
THERMAL STABILITY OF ELECTROPLATED COPPER THIN-FILM INTERCONNECTIONS	71
<i>Rittinon, P. ; Suzuki, K. ; Miura, H.</i>	

3D INTEGRATION: APPLICATIONS AND MARKET TRENDS	77
<i>Beica, R.</i>	
VACUUM-ASSISTED-SPIN-COATING OF POLYIMIDE LINER FOR HIGH-ASPECT-RATIO TSVS APPLICATIONS	84
<i>Yangyang Yan ; Yingtao Ding ; Qianwen Chen ; Kangwook Lee ; Fukushima, T. ; Koyanagi, M.</i>	
NANO-FUNCTION MATERIALS FOR TSV TECHNOLOGIES	89
<i>Ikeda, H. ; Sekine, S. ; Kimura, R. ; Shimokawa, K. ; Okada, K. ; Shindo, H. ; Ooi, T. ; Tamaki, R. ; Nagata, M.</i>	
HIGH-SPEED VIA HOLE FILLING USING ELECTROPHORESIS OF AG NANOPARTICLES	95
<i>Takigawa, R. ; Nitta, K. ; Ikeda, A. ; Kumazawa, M. ; Hirai, T. ; Komatsu, M. ; Asano, T.</i>	
COMPUTING IN 3D	99
<i>Franzon, P.d. ; Rotenberg, E. ; Davis, W.r. ; Tuck, J. ; Huiyang Zhou ; Schabel, J. ; Zhenquian Zhang ; Dwiell, J.b. ; Forbes, E. ; Huh, J. ; Tshibangu, M. ; Lipa, S.</i>	
COMPREHENSIVE COMPARISON OF 3D-TSV INTEGRATED SOLID-STATE DRIVES (SSDS) WITH STORAGE CLASS MEMORY AND NAND FLASH MEMORY	101
<i>Hachiya, S. ; Onagi, T. ; Ning, S. ; Takeuchi, K.</i>	
POWER SAVING AND NOISE REDUCTION OF 28NM CMOS RF SYSTEM INTEGRATION USING INTEGRATED FAN-OUT WAFER LEVEL PACKAGING (INFO-WLP) TECHNOLOGY	106
<i>Chuei-tang Wang ; Jeng-shien Hsieh ; Chang, V.c.y. ; En-hsiang Yeh ; Feng-wei Kuo ; Hsu-hsien Chen ; Chih-hua Chen ; Ron Chen ; Ying-ta Lu ; Chewn-pu Jou ; Hao-yi Tsai ; Liu, C.s. ; Yu, D.c.h.</i>	
3D ICS: AN OPPORTUNITY FOR FULLY-INTEGRATED, DENSE AND EFFICIENT POWER SUPPLIES	110
<i>Pillonnet, G. ; Jeannot, N. ; Vivet, P.</i>	
NEW PRECISION WAFER BONDING TECHNOLOGIES FOR 3DIC	118
<i>Sugaya, I. ; Mitsuishi, H. ; Maeda, H. ; Okamoto, K.</i>	
PERMANENT WAFER BONDING IN THE LOW TEMPERATURE BY USING VARIOUS PLASMA ENHANCED CHEMICAL VAPOUR DEPOSITION DIELECTRICS	125
<i>Soon-wook Kim ; Lan Peng ; Miller, A. ; Beyer, G. ; Beyne, E. ; Chung-sun Lee</i>	
HIGH PRODUCTIVITY THERMAL COMPRESSION BONDING FOR 3D-IC	129
<i>Asahi, N. ; Miyamoto, Y. ; Nimura, M. ; Mizutani, Y. ; Arai, Y.</i>	
TRANSFER AND NON-TRANSFER STACKING TECHNOLOGIES BASED ON CHIP-TO-WAFER SELF-ASSEMBLY FOR HIGH-THROUGHPUT AND HIGH-PRECISION ALIGNMENT AND MICROBUMP BONDING	134
<i>Fukushima, T. ; Suzuki, T. ; Hashiguchi, H. ; Nagai, C. ; Bea, J. ; Hashimoto, H. ; Murugesan, M. ; Kang-wook Lee ; Tanaka, T. ; Asami, K. ; Kitamura, Y. ; Koyanagi, M.</i>	
COPPER-FILLED ANODIZED ALUMINUM OXIDE - A POTENTIAL MATERIAL FOR CHIP TO CHIP BONDING	138
<i>Yamashita, K. ; Kurooka, S. ; Shirakawa, K. ; Hotta, Y. ; Abe, H.</i>	
DEVELOPMENT OF HIGH-QUALITY LOW-TEMPERATURE ($\leq 120^{\circ}\text{C}$) PECVD-SIN FILMS BY ORGANOSILANE	143
<i>Taka, H. ; Suzuki, K. ; Tsujioka, N. ; Murakami, S.</i>	
VERTICAL INTEGRATION AFTER STACKING (VIAS) PROCESS FOR LOW-COST AND LOW-STRESS 3D SILICON INTEGRATION	147
<i>Sueoka, K. ; Horibe, A. ; Aoki, T. ; Kohara, K. ; Toriyama, K. ; Mori, H. ; Orii, Y.</i>	
ALL-WET TSV FILLING WITH HIGHLY ADHESIVE DISPLACEMENT PLATED CU SEED LAYER	152
<i>Ohta, K. ; Hirate, A. ; Miyachi, Y. ; Shimizu, T. ; Shingubara, S.</i>	
VARIATION OF THERMAL STRESS IN TSV STRUCTURES CAUSED BY CRYSTALLINITY OF ELECTROPLATED COPPER INTERCONNECTIONS	155
<i>Liu, Jiatong ; Suzuki, K. ; Miura, H.</i>	
TWICE-ETCHED SILICON APPROACH FOR VIA-LAST THROUGH-SILICON-VIA WITH A PARYLENE-HT LINER	160
<i>Bui, T.t. ; Watanabe, N. ; Aoyagi, M. ; Kikuchi, K.</i>	
AIR-GAP/SIO₂ LINER TSVS WITH IMPROVED ELECTRICAL PERFORMANCE	164
<i>Huang, Cui ; Wu, Dong ; Pan, Liyang ; Wang, Zheyao</i>	
AN ULTRA-FAST TEMPORARY BONDING AND RELEASE PROCESS BASED ON THIN PHOTOLYSIS POLYMER IN 3D INTEGRATION	169
<i>Tsai, T.-y. ; Lin, C.-h. ; Lee, C.-l. ; Yang, S.-c. ; Chen, K.-n.</i>	
COPPER MICRO AND NANO PARTICLES MIXTURE FOR 3D INTERCONNECTIONS APPLICATION	174
<i>Yuan Yuan Dai ; Mei Zhen Ng ; Anantha, P. ; Chee Lip Gan ; Chuan Seng Tan</i>	

MITIGATING THERMO MECHANICAL STRESS IN HIGH-DENSITY 3D-LSI THROUGH DIELECTRIC LINERS IN CU-THROUGH SILICON VIA μ-RS AND μ-XRD STUDY	179
<i>Murugesan, M. ; Bea, J.c. ; Hashimoto, H. ; Lee, K.w. ; Koyanagi, M. ; Fukushima, T. ; Tanaka, T.</i>	
TSV ETCHING AND VDP PROCESS INTEGRATION FOR HIGH RELIABILITY	184
<i>Murayama, T. ; Morikawa, Y.</i>	
ELECTRICAL INVESTIGATION OF CU PUMPING IN THROUGH-SILICON VIAS FOR BEOL RELIABILITY IN 3D INTEGRATION	188
<i>Chuan-an Cheng ; Sugie, R. ; Uchida, T. ; Kou-hua Chen ; Chi-tsung Chiu ; Kuan-neng Chen</i>	
LONG TERM EFFICACY OF ULTRA-THIN TI PASSIVATION LAYER FOR ACHIEVING LOW TEMPERATURE, LOW PRESSURE CU-CU WAFER-ON-WAFER BONDING	192
<i>Panigrahi, A.k. ; Bonam, S. ; Ghosh, T. ; Vanjari, S.r.k. ; Singh, S.g.</i>	
FAST FILLING OF THROUGH-SILICON VIA (TSV) WITH CONDUCTIVE POLYMER/METAL COMPOSITES	197
<i>Kawakita, J. ; Horvath, B. ; Chikyow, T.</i>	
ROOM-TEMPERATURE BONDING MECHANISM OF COMPLIANT BUMP WITH ULTRASONIC ASSIST	202
<i>Iwanabe, K. ; Asano, T.</i>	
INFLUENTIAL FACTORS IN LOW-TEMPERATURE DIRECT BONDING OF SILICON DIOXIDE	206
<i>Shirahama, R. ; Duangchan, S. ; Koishikawa, Y. ; Baba, A.</i>	
WARPAGE ANALYSIS OF ORGANIC SUBSTRATES FOR 2.1D PACKAGING	211
<i>Kohara, S. ; Okamoto, K. ; Noma, H. ; Toriyama, K. ; Mori, H.</i>	
GUARD-RING MONITORING SYSTEM FOR INSPECTING DEFECTS IN TSV-BASED DATA BUSES	216
<i>Araga, Y. ; Katsuya, K. ; Aoyagi, M.</i>	
ELECTRICAL INTERCONNECT TEST METHOD OF 3D ICS BY INJECTED CHARGE VOLUME	221
<i>Suga, D. ; Hashizume, M. ; Yotsuyanagi, H. ; Shyue-kung Lu</i>	
IMPROVED ACCESS PATTERN FOR ROB SOFT ERROR RATE MITIGATION BASED ON 3D INTEGRATION TECHNOLOGY	227
<i>Chao Song ; Minxuan Zhang</i>	
BEST ENGINEERING PRACTICE FOR THERMAL CHARACTERIZATION OF STACKED DICE FPGA DEVICES	232
<i>Raghupathy, Arun ; Do, Hoa ; Philofsky, Brian ; Refai-ahmed, Gamal</i>	
ELECTRICAL INTERCONNECT TEST OF 3D ICS MADE OF DIES WITHOUT ESD PROTECTION CIRCUITS WITH A BUILT-IN TEST CIRCUIT	240
<i>Nanbara, K. ; Odoriba, A. ; Hashizume, M. ; Yotsuyanagi, H. ; Shyue-kung Lu</i>	
CONGESTION-AWARE OPTIMAL TECHNIQUES FOR ASSIGNING INTER-TIER SIGNALS TO 3D-VIAs IN A 3DIC	245
<i>Neela, G. ; Draper, J.</i>	
ON TSV ARRAY DEFECT DETECTION METHOD USING TWO RING-OSCILLATORS CONSIDERING SIGNAL TRANSITIONS AT ADJACENT TSVS	251
<i>Yotsuyanagi, H. ; Fujiwara, A. ; Hashizume, M.</i>	
CROSSTALK-INCLUDED EYE-DIAGRAM ESTIMATION FOR HIGH-SPEED SILICON, ORGANIC, AND GLASS INTERPOSER CHANNELS ON 2.5D/3D IC	255
<i>Sumin Choi ; Heegon Kim ; Jung, D.h. ; Kim, J.j. ; Jaemin Lim ; Hyun-suk Lee ; Kyungjun Cho ; Joungho Kim ; Hyungsoo Kim ; Yongju Kim ; Yunsang Kim</i>	
CONSIDERATION OF MICROBUMP LAYOUT FOR REDUCTION OF LOCAL BENDING STRESS DUE TO CTE MISMATCH IN 3D IC	260
<i>Kino, H. ; Hashiguchi, H. ; Tanikawa, S. ; Sugawara, Y. ; Ikegaya, S. ; Fukushima, T. ; Koyanagi, M. ; Tanaka, T.</i>	
CHARACTERIZATION OF THE MECHANICAL STRESS IMPACT ON DEVICE ELECTRICAL PERFORMANCE IN THE CMOS AND III-V HEMT/HBT HETEROGENEOUS INTEGRATION ENVIRONMENT	264
<i>Wyers, E.j. ; Harris, T.r. ; Pitts, W.s. ; Massad, J.e. ; Franzon, P.d.</i>	
DESIGN OF A 3-D STACKED FLOATING-POINT GOLDSCHMIDT DIVIDER	268
<i>Tada, J. ; Egawa, R. ; Kobayashi, H.</i>	
MODELING AND ANALYSIS OF DEFECTS IN THROUGH SILICON VIA CHANNEL FOR NON-INVASIVE FAULT ISOLATION	272
<i>Jung, D.h. ; Heegon Kim ; Kim, J.j. ; Sukjin Kim ; Joungho Kim ; Hyun-cheol Bae ; Kwang-seong Choi</i>	
INVESTIGATION OF EFFECTS OF METALIZATION ON HEAT SPREADING IN BUMP-BONDED 3D SYSTEMS	276
<i>Melamed, S. ; Kikuchi, K. ; Aoyagi, M.</i>	

ENABLING AUTOMATIC SYSTEM DESIGN OPTIMIZATION THROUGH ASSEMBLY DESIGN KITS	280
<i>Heinig, A. ; Fischbach, R.</i>	
COST MODELING AND ANALYSIS FOR THE DESIGN, MANUFACTURING AND TEST OF 3D-ICS	285
<i>Gruenewald, A. ; Wahl, M. ; Brueck, R.</i>	
PROPOSED STATIC TIMING ANALYSIS FRAMEWORK FOR EXTRACTED 3D INTEGRATED CIRCUITS (3D-STA)	291
<i>Elbahey, M.n. ; Khalil, D.s. ; Ragai, H.f.</i>	
NOISE COUPLING MODELING AND ANALYSIS OF THROUGH GLASS VIA(TGV)	295
<i>Hwang, Insu ; Kim, Jihye ; Kim, Youngwoo ; Cho, Jonghyun ; Kim, Jounggho ; Sundaram, Venky ; Tummala, Rao</i>	
TSV NOISE COUPLING IN 3D IC USING GUARD RING	300
<i>Reddy, R.r. ; Tanna, S. ; Singh, S.g. ; Singh, O.k.</i>	
POWER TILE OPTIMIZATION AND PACKAGING FOR EFFICIENT TEMPERATURE MANAGEMENT OF ASIC'S IN NETWORKING APPLICATIONS	N/A
<i>Narasimhan, Susheela</i>	
INVITED TALK: TECHNOLOGY AND OVERVIEW OF SONY'S 3D STACKED CMOS IMAGE SENSOR	N/A
<i>Ogita, Tomoharu</i>	
THREE-DIMENSIONAL INTEGRATED CIRCUITS AND STACKED CMOS IMAGE SENSORS USING DIRECT BONDING OF SOI LAYERS	307
<i>Goto, M. ; Hagiwara, K. ; Iguchi, Y. ; Ohtake, H. ; Saraya, T. ; Kobayashi, M. ; Higurashi, E. ; Toshiyoshi, H. ; Hiramoto, T.</i>	
FINE-GRAINED 3-D INTEGRATED CIRCUIT FABRIC USING VERTICAL NANOWIRES	311
<i>Rahman, M. ; Khasanvis, S. ; Jiajun Shi ; Mingyu Li ; Moritz, C.a.</i>	
A HOLISTIC VIEW OF CHIP-LEVEL THERMAL ARCHITECTURE FROM HETEROGENEOUS STACKED DICE TO SYSTEM LEVEL IN TELECOMS APPLICATIONS	318
<i>Refai-ahmed, G. ; Barber, I. ; Torza, A. ; Philofsky, B.</i>	
THERMAL SIMULATION OF HETEROGENEOUS GAN/ INP/SILICON 3DIC STACKS	322
<i>Harris, T.r. ; Wyers, E.j. ; Lee Wang ; Graham, S. ; Pavlidis, G. ; Franzon, P.d. ; Davis, W.r.</i>	
TEMPERATURE-AWARE ONLINE TESTING OF POWER-DELIVERY TSVS	326
<i>Hua-cheng Fu ; Shi-yu Huang ; Ding-ming Kwai ; Yung-fa Chou</i>	
GRAPHITE-BASED HEAT SPREADERS FOR HOTSPOT MITIGATION IN 3D ICS	332
<i>Santos, C. ; Prieto, R. ; Vivet, P. ; Colonna, J.-p. ; Coudrain, P. ; Reis, R.</i>	
ACTIVE SI INTERPOSER FOR 3D IC INTEGRATIONS	336
<i>Kim, Jounggho</i>	
PROCESSING ACTIVE DEVICES ON SI INTERPOSER AND IMPACT ON COST	339
<i>Velenis, D. ; Detalle, M. ; Hellings, G. ; Scholz, M. ; Marinissen, E.j. ; Van Der Plas, G. ; La Manna, A. ; Miller, A. ; Linten, D. ; Beyne, E.</i>	
SILICON INTERPOSER PLATFORM WITH LOW-LOSS THROUGH-SILICON VIAS USING AIR	343
<i>Hanju Oh ; May, G.s. ; Bakir, M.s.</i>	
STRESS MANAGEMENT STRATEGY TO LIMIT DIE CURVATURE DURING SILICON INTERPOSER INTEGRATION	347
<i>Vianne, B. ; Farcy, A. ; Fiori, V. ; Chappaz, C. ; Chevrier, N. ; Lobascio, G. ; Chausse, P. ; Ponthenier, F. ; Ruckly, A. ; Escoubas, S. ; Thomas, O.</i>	
Author Index	