2015 25th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS 2015)

Salvador, Brazil
1 – 4 September 2015

IEEE Catalog Number: CFP15PAT-POD
ISBN: 978-1-4673-9420-8

Table of Contents

Introductory Section

Foreword vii
Organization Committee viii
Steering Committee ix
Paper Awards x
Technical Program Committee xi
2016 Call-for-Papers xii

Tutorials

Low Power Design Essentials xiv
Jan Rabaey, University of California at Berkeley - UCB, USA
Ultra-Low-Voltage (ULV) IC Design: Designing for VDD below kT/q xv
Márcio Cherem Schneider, Universidade Federal de Santa Catarina - UFSC, Brazil
3D ICs - Moving from Silicon to Heterogeneous Technologies xvi
Maciej Ogorzalek, Jagiellonian University, Krakow, Poland
Cyber - Physical Systems: Reality, Dreams, and Fantasy xvii
Magdy A. Bayoumi, University of Louisiana at Lafayette, USA

Keynotes

Lessons from Brain Connectivity for Future Interconnect in ICs xix
Jan Rabaey, University of California at Berkeley - UCB, USA
Majority-based Synthesis for Digital Nano-technologies xx
Giovanni de Micheli, EPFL, Switzerland
A Path towards Average-Case Silicon via Asynchronous Resilient Bundled-Data Design xxi
Peter Beerel, University of Southern California (USC) in Los Angeles, USA

Invited Talks

Frame Free Vision xxiii
Teresa Serrano-Gotarredona, IMSECNM-CSIC, Sevilla; University of Sevilla, Spain
System-Level Design of Heterogeneous System-on-Chip Architectures xxiv
Luca Carloni, Columbia University, USA
Rethinking "Things" Design - The Missing Technology Link in the Internet of Things (IoT) xxv
Massimo Alioto, National Univ. of Singapore, Singapore

Session 1: Circuit and system optimization

Chair: Ran Ginosar, Technion-Israel Institute of Technology, Israel

1.1. Response Time Schedulability Analysis for Hard Real-Time Systems Accounting DVFS Latency on Heterogeneous Cluster-based Platform 1
Eduardo Bezerra Valentin, Mario Salvatierra, Rosiane Freitas and Raimundo Barreto, (Federal University of Amazonas, Brazil)

1.2. Inferring Custom Architectures from OpenCL 9
Krzysztof Kepa, Ritesh Soni and Peter Athanas, (Virginia Tech, USA)

1.3. ABeeMap: A Mapping Algorithm based on Multi-Objective Artificial Bee Colony 17
Viviane Souza and Abel Silva-Filho, (Federal University of Pernambuco, Brazil)

1.4. Efficient Parallelization of the Discrete Wavelet Transform Algorithm using Memory-oblivious Optimizations 25
Anastasis Keliris[1], Vasilis Dimitsas, Olympia Kremmyda[2], Dimitris Gizopoulos[2], and Michail Maniatakos[1], ([1]NYU, USA and [2]University of Athens, Greece)

1.5. Calculation of Worst-Case Execution Time for Multicore Processors using Deterministic Execution 33
Hamid Mushtaq[1], Zaid Al-Ars[2] and Koen Bertels[1], ([1]TU Delft and [2]Delft University, Netherlands)

1.6. An Unconventional Computing Technique for Ultra- Fast and Ultra-low power Data Mining 40
Vincent Canals, Antoni Morro, Antoni Oliver, Miquel Lleó Alomar and Josep L. Rosselló, (Universitat de les Illes Balears, Spain)

Session 2: System-Level Design and Management

Chair: Vincent Canals, Balearic Islands University, Spain

2.1. Tejas: A Java based Versatile Micro-architectural Simulator 47
Smruti R. Sarangi, Rajshekar Kalayappan, Prathmesh Kallurkar, Seep Goel and Eldhose Peter, (IIT Delhi, India)

2.2. Dedicated Network for Distributed Configuration in a Mixed-Signal Wireless Sensor Node Circuit 55
Soundous Chairat, Edith Beigné and Marc Belleville, (CEA LETI, France)

2.3. Energy Management via PI Control for Data Parallel Applications with Throughput Constraints 63
Anca Molnos, Warody Lombardi, Diego Puschini, Julien Mottin, Suzanne Lesecq, and Arnaud Tonda, (CEA LETI, France)

2.4. VLSI Architecture Design and Implementation of a LDPC Encoder for the IEEE 802.22 WRAN Standard 71
Nelson Alves Ferreira Neto[1], Wagner Luiz Alves de Oliveira[2], João Carlos Nunes Bittencourt[3] and Joaquim Ranyere Santana de Oliveira[2], ([1]LSITEC-NE, [2]UFBA, [3]UEFS, Brazil)

Special Session: Celebrating the 25th Anniversary of PATMOS

Chair: Ricardo Reis, UFRGS, Brazil

S.1. Presentation of PATMOS History
Ricardo Reis (UFRGS, Brazil) and Jorge Juan Chico (University of Sevilha, Spain)

S.2. How to Cope with the Power Wall
Reiner Hartenstein (TU Kaiserslautern, Germany)

S.3. Panel
Reiner Hartenstein (TU Kaiserslautern, Germany), Josep Rosseló (UIB, Spain), Jorge Juan Chico (University of Sevilha, Spain) and Ricardo Reis (UFRGS, Brazil)

Session 3: Low Power Design Techniques

Chair: Jose Luis Guntzel, UFSC, Brazil

3.1. Dynamic Current Reduction of CMOS Digital Circuits through Design and Process Optimization 77
Jordan Innocenti[1], Loïc Welter[1], Nicolas Borrel[1], Franck Julien[1], Jean-Michel Portal[2], Jacques Sonzogni[1], Laurent Lopez[1], Pascal Masson[3], Stephan Niel[1], Philippe Dreux[1] and Julia Castellan[1], ([1]STMicroelectronics, [2]Aix-Marseille University, [3]Nice Sophia-Antipolis University, France)

3.2. Unified Power Format (UPF) Methodology in a Vendor Independent Flow 82
Emilie Garat, David Coriat, Edith Beigné and Leandro Stefanazzi, (CEA LETI, Minatec, France)

3.3. Asynchronous Sub-Threshold Ultra-Low Power Processor 89
Ron Diamant[1], Ran Ginosar[1] and Christos Sotiriou[2], ([1]Technion IIT, Israel, [2]University of Thessaly, Greece)

3.4. Constructing Stability-based Clock Gating with Hierarchical Clustering 97
Bao Le[1], Djordje Maksimovic[1], Dipanjan Sengupta[2], Erhan Ergin[3], Ryan Berryhill[1] and Andreas Veneris[1], ([1]University of Toronto, Canada, [2]Advanced Micro Devices, Inc., Canada, [3]AMD, USA)

3.5. Adaptive Energy Minimization of Embedded Heterogeneous Systems using Regression-based Learning 103
Sheng Yang[1], Rishad Shafik[1], Geoff Merrett[1], Ed Stott[2], Joshua Levine[2], James Davis[2] and Bashir Al-Hashimi[1], ([1]University of Southampton, [2]Imperial College, United Kingdom)

3.6. Evaluation and Mitigation of Aging Effects on a Digital On-Chip Voltage and Temperature Sensor 111
Mauricio Altieri, Suzanne Lesecq, Diego Puschini, Olivier Heron, Edith Beigne and Jorge Rodas, (CEA LETI, France)

Session 4: Reliability, Noise Reduction And Robustness

Chair: Jorge Juan-Chico, Seville University, Spain

4.1. Exploration of Technology Parameter Values of Integrated Circuit Technologies 118
Rodrigo Fonseca Rocha Soares[1], Frank Sill Torres[1,2] and Dirk Timmermann[3] ([1]UFMG, Brazil, [2]DELT, [3]University of Rostock, Germany)

4.2. Frequency-Domain Modeling of Ground Bounce and Substrate Noise for Synchronous and GALS Systems 126
Milan Babic, Xin Fan and Milos Krstic (IHP, Germany)

4.3. Better-than-Voltage Scaling Energy Reduction in Approximate SRAMs via Bit Dropping and Bit Reuse 133
Fabio Frustaci[1], David Blaauw[2], Dennis Sylvester[2] and Massimo Alioto[3], ([1]University of Calabria, Italy, [2]University of Michigan, USA, [3]National University of Singapore, Singapore)

4.4. A Versatile and Reliable Glitch Filter for Clocks 140
Robert Najvirt and Andreas Steininger, (TU Wien, Austria)

Session 5: Energy-Efficiency Systems

Chair: Frank Sill Torres, UFMG, Brazil

5.1. Energy-Efficient Level Shifter Topology 148
Roger Llanos, Diego Sousa, Marco Terres, Guilherme Bontorin, Ricardo Reis and Marcelo Johann, (UFRGS, Brazil)

5.2. Energy efficiency of Zipf traffic distributions within Facebook's data center fabric architecture 152
Lisa Durbeck[1], Nicholas Macias[1] and Joseph Tront[2], ([1]Cell Matrix Corporation, USA, [2]Clark College, USA)

5.3. Energy-Aware Mapping for Dependable Virtual Networks 161
Victor Lira and Eduardo Tavares, (Federal University of Pernambuco, Brazil)

5.4. Reusing Smaller Optimized FFT Blocks for the Realization of Larger Power Efficient Radix-2 FFTs 169
Sidinei Ghissoni[1], Eduardo Da Costa[2] and Ricardo Reis[3], ([1]Unipampa, [2]UCPel, [3]UFRGS, Brazil)

5.5. Combining Pel Decimation with Partial Distortion Elimination to Increase SAD Energy Efficiency 177
Ismael Seidel, André Beims Bräscher and Jose Luis Güntzel, (UFSC, Brazil)

5.6. Wideband Dynamic Voltage Sensing Mechanism for EH Systems 185
Kaiyuan Gao[1], Yuqing Xu[1], Delong Shang[1], Fei Xia[1] and Alex Yakovlev[2] (Newcastle University[1], University of Newcastle upon Tyne[2], United Kingdom)