

# **2015 25th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS 2015)**

**Salvador, Brazil**  
**1 – 4 September 2015**



IEEE Catalog Number: CFP15PAT-POD  
ISBN: 978-1-4673-9420-8

## Table of Contents

### Introductory Section

<b>Foreword</b>	vii
<b>Organization Committee</b>	viii
<b>Steering Committee</b>	ix
<b>Paper Awards</b>	x
<b>Technical Program Committee</b>	xi
<b>2016 Call-for-Papers</b>	xii

### Tutorials

<b>Low Power Design Essentials</b> <i>Jan Rabaey, University of California at Berkeley - UCB, USA</i>	xiv
<b>Ultra-Low-Voltage (ULV) IC Design: Designing for VDD below kT/q</b> <i>Márcio Cherem Schneider, Universidade Federal de Santa Catarina - UFSC, Brazil</i>	xv
<b>3D ICs - Moving from Silicon to Heterogeneous Technologies</b> <i>Maciej Ogorzalek, Jagiellonian University, Krakow, Poland</i>	xvi
<b>Cyber - Physical Systems: Reality, Dreams, and Fantasy</b> <i>Magdy A. Bayoumi, University of Louisiana at Lafayette, USA</i>	xvii

### Keynotes

<b>Lessons from Brain Connectivity for Future Interconnect in ICs</b> <i>Jan Rabaey, University of California at Berkeley - UCB, USA</i>	xix
<b>Majority-based Synthesis for Digital Nano-technologies</b> <i>Giovanni de Micheli, EPFL, Switzerland</i>	xx
<b>A Path towards Average-Case Silicon via Asynchronous Resilient Bundled-Data Design</b> <i>Peter Beerel, University of Southern California (USC) in Los Angeles, USA</i>	xxi

### Invited Talks

<b>Frame Free Vision</b> <i>Teresa Serrano-Gotarredona, IMSECNM-CSIC, Sevilla; University of Sevilla, Spain</i>	xxiii
<b>System-Level Design of Heterogeneous System-on-Chip Architectures</b> <i>Luca Carloni, Columbia University, USA</i>	xxiv
<b>Rethinking "Things" Design - The Missing Technology Link in the Internet of Things (IoT)</b> <i>Massimo Alioto, National Univ. of Singapore, Singapore</i>	xxv

## Session 1: Circuit and system optimization

Chair: Ran Ginosar, Technion-Israel Institute of Technology, Israel

1.1.	<b>Response Time Schedulability Analysis for Hard Real-Time Systems Accounting DVFS Latency on Heterogeneous Cluster-based Platform</b>	1
	<i>Eduardo Bezerra Valentin, Mario Salvatierra, Rosiane Freitas and Raimundo Barreto, (Federal University of Amazonas, Brazil)</i>	
1.2.	<b>Inferring Custom Architectures from OpenCL</b>	9
	<i>Krzysztof Kepa, Ritesh Soni and Peter Athanas, (Virginia Tech, USA)</i>	
1.3.	<b>ABeeMap: A Mapping Algorithm based on Multi-Objective Artificial Bee Colony</b>	17
	<i>Viviane Souza and Abel Silva-Filho, (Federal University of Pernambuco, Brazil)</i>	
1.4.	<b>Efficient Parallelization of the Discrete Wavelet Transform Algorithm using Memory-oblivious Optimizations</b>	25
	<i>Anastasis Keliris<sup>1</sup>, Vasilis Dimitras, Olympia Kremmyda<sup>2</sup>, Dimitris Gizopoulos<sup>2</sup>, and Michail Maniatakos<sup>1</sup>, (<sup>1</sup>NYU, USA and <sup>2</sup>University of Athens, Greece)</i>	
1.5.	<b>Calculation of Worst-Case Execution Time for Multicore Processors using Deterministic Execution</b>	33
	<i>Hamid Mushtaq<sup>1</sup>, Zaid Al-Ars<sup>2</sup> and Koen Bertels<sup>1</sup>, (<sup>1</sup>TU Delft and <sup>2</sup>Delft University, Netherlands)</i>	
1.6.	<b>An Unconventional Computing Technique for Ultra- Fast and Ultra-low power Data Mining</b>	40
	<i>Vincent Canals, Antoni Morro, Antoni Oliver, Miquel Lleó Alomar and Josep L. Rosselló, (Universitat de les Illes Balears, Spain)</i>	

## Session 2: System-Level Design and Management

Chair: Vincent Canals, Balearic Islands University, Spain

2.1.	<b>Tejas: A Java based Versatile Micro-architectural Simulator</b>	47
	<i>Smruti R. Sarangi, Rajshekar Kalayappan, Prathmesh Kallurkar, Seep Goel and Eldhose Peter, (IIT Delhi, India)</i>	
2.2.	<b>Dedicated Network for Distributed Configuration in a Mixed-Signal Wireless Sensor Node Circuit</b>	55
	<i>Soundous Chairat, Edith Beigné and Marc Belleville, (CEA LETI, France)</i>	
2.3.	<b>Energy Management via PI Control for Data Parallel Applications with Throughput Constraints</b>	63
	<i>Anca Molnos, Warody Lombardi, Diego Puschini, Julien Mottin, Suzanne Lesecq, and Arnaud Tonda, (CEA LETI, France)</i>	
2.4.	<b>VLSI Architecture Design and Implementation of a LDPC Encoder for the IEEE 802.22 WRAN Standard</b>	71
	<i>Nelson Alves Ferreira Neto<sup>1</sup>, Wagner Luiz Alves de Oliveira<sup>2</sup>, João Carlos Nunes Bittencourt<sup>3</sup> and Joaquim Ranyere Santana de Oliveira<sup>2</sup>, (<sup>1</sup>LSITEC-NE, <sup>2</sup>UFBA, <sup>3</sup>UEFS, Brazil)</i>	

## Special Session: Celebrating the 25<sup>th</sup> Anniversary of PATMOS

Chair: Ricardo Reis, UFRGS, Brazil

### S.1. Presentation of PATMOS History

*Ricardo Reis (UFRGS, Brazil) and Jorge Juan Chico (University of Sevilha, Spain)*

### S.2. How to Cope with the Power Wall

*Reiner Hartenstein (TU Kaiserslautern, Germany)*

### S.3. Panel

*Reiner Hartenstein (TU Kaiserslautern, Germany), Josep Rosseló (UIB, Spain), Jorge Juan Chico (University of Sevilha, Spain) and Ricardo Reis (UFRGS, Brazil)*

## Session 3: Low Power Design Techniques

Chair: Jose Luis Guntzel, UFSC, Brazil

3.1. Dynamic Current Reduction of CMOS Digital Circuits through Design and Process Optimization	77
<i>Jordan Innocenti<sup>1</sup>, Loïc Welter<sup>1</sup>, Nicolas Borrel<sup>1</sup>, Franck Julien<sup>1</sup>, Jean-Michel Portal<sup>2</sup>, Jacques Sonzogni<sup>1</sup>, Laurent Lopez<sup>1</sup>, Pascal Masson<sup>3</sup>, Stephan Niel<sup>1</sup>, Philippe Dreux<sup>1</sup> and Julia Castellan<sup>1</sup>, (<sup>1</sup>STMicroelectronics, <sup>2</sup>Aix-Marseille University, <sup>3</sup>Nice Sophia-Antipolis University, France)</i>	
3.2. Unified Power Format (UPF) Methodology in a Vendor Independent Flow	82
<i>Emilie Garat, David Coriat, Edith Beigné and Leandro Stefanazzi, (CEA LETI, Minatec, France)</i>	
3.3. Asynchronous Sub-Threshold Ultra-Low Power Processor	89
<i>Ron Diamant<sup>1</sup>, Ran Ginosar<sup>1</sup> and Christos Sotiriou<sup>2</sup>, (<sup>1</sup>Technion IIT, Israel, <sup>2</sup>University of Thessaly, Greece)</i>	
3.4. Constructing Stability-based Clock Gating with Hierarchical Clustering	97
<i>Bao Le<sup>1</sup>, Djordje Maksimovic<sup>1</sup>, Dipanjan Sengupta<sup>2</sup>, Erhan Ergin<sup>3</sup>, Ryan Berryhill<sup>1</sup> and Andreas Veneris<sup>1</sup>, (<sup>1</sup>University of Toronto, Canada, <sup>2</sup>Advanced Micro Devices, Inc., Canada, <sup>3</sup>AMD, USA)</i>	
3.5. Adaptive Energy Minimization of Embedded Heterogeneous Systems using Regression-based Learning	103
<i>Sheng Yang<sup>1</sup>, Rishad Shafik<sup>1</sup>, Geoff Merrett<sup>1</sup>, Ed Stott<sup>2</sup>, Joshua Levine<sup>2</sup>, James Davis<sup>2</sup> and Bashir Al-Hashimi<sup>1</sup>, (<sup>1</sup>University of Southampton, <sup>2</sup>Imperial College, United Kingdom)</i>	
3.6. Evaluation and Mitigation of Aging Effects on a Digital On-Chip Voltage and Temperature Sensor	111
<i>Mauricio Altieri, Suzanne Lesecq, Diego Puschini, Olivier Heron, Edith Beigne and Jorge Rodas, (CEA LETI, France)</i>	

## Session 4: Reliability, Noise Reduction And Robustness

Chair: Jorge Juan-Chico, Seville University, Spain

<b>4.1. Exploration of Technology Parameter Values of Integrated Circuit Technologies</b>	<b>118</b>
<i>Rodrigo Fonseca Rocha Soares<sup>1</sup>, Frank Sill Torres<sup>1,2</sup> and Dirk Timmermann<sup>3</sup> (<sup>1</sup>UFMG, Brazil, <sup>2</sup>DELT, <sup>3</sup>University of Rostock, Germany)</i>	
<b>4.2. Frequency-Domain Modeling of Ground Bounce and Substrate Noise for Synchronous and GALS Systems</b>	<b>126</b>
<i>Milan Babic, Xin Fan and Milos Krstic (IHP, Germany)</i>	
<b>4.3. Better-than-Voltage Scaling Energy Reduction in Approximate SRAMs via Bit Dropping and Bit Reuse</b>	<b>133</b>
<i>Fabio Frustaci<sup>1</sup>, David Blaauw<sup>2</sup>, Dennis Sylvester<sup>2</sup> and Massimo Alioto<sup>3</sup>, (<sup>1</sup>University of Calabria, Italy, <sup>2</sup>University of Michigan, USA, <sup>3</sup>National University of Singapore, Singapore)</i>	
<b>4.4. A Versatile and Reliable Glitch Filter for Clocks</b>	<b>140</b>
<i>Robert Najvirt and Andreas Steininger, (TU Wien, Austria)</i>	

## Session 5: Energy-Efficiency Systems

Chair: Frank Sill Torres, UFMG, Brazil

<b>5.1. Energy-Efficient Level Shifter Topology</b>	<b>148</b>
<i>Roger Llanos, Diego Sousa, Marco Terres, Guilherme Bontorin, Ricardo Reis and Marcelo Johann, (UFRGS, Brazil)</i>	
<b>5.2. Energy efficiency of Zipf traffic distributions within Facebook's data center fabric architecture</b>	<b>152</b>
<i>Lisa Durbeck<sup>1</sup>, Nicholas Macias<sup>1</sup> and Joseph Tront<sup>2</sup>, (<sup>1</sup>Cell Matrix Corporation, USA, <sup>2</sup>Clark College, USA)</i>	
<b>5.3. Energy-Aware Mapping for Dependable Virtual Networks</b>	<b>161</b>
<i>Victor Lira and Eduardo Tavares, (Federal University of Pernambuco, Brazil)</i>	
<b>5.4. Reusing Smaller Optimized FFT Blocks for the Realization of Larger Power Efficient Radix-2 FFTs</b>	<b>169</b>
<i>Sidinei Ghissoni<sup>1</sup>, Eduardo Da Costa<sup>2</sup> and Ricardo Reis<sup>3</sup>, (<sup>1</sup>Unipampa, <sup>2</sup>UCPel, <sup>3</sup>UFRGS, Brazil)</i>	
<b>5.5. Combining Pel Decimation with Partial Distortion Elimination to Increase SAD Energy Efficiency</b>	<b>177</b>
<i>Ismael Seidel, André Beims Bräscher and Jose Luis Güntzel, (UFSC, Brazil)</i>	
<b>5.6. Wideband Dynamic Voltage Sensing Mechanism for EH Systems</b>	<b>185</b>
<i>Kaiyuan Gao<sup>1</sup>, Yuqing Xu<sup>1</sup>, Delong Shang<sup>1</sup>, Fei Xia<sup>1</sup> and Alex Yakovlev<sup>2</sup> (Newcastle University<sup>1</sup>, University of Newcastle upon Tyne<sup>2</sup>, United Kingdom)</i>	