

2015 Electronic System Level Synthesis Conference (ESLsyn 2015)

**San Francisco, California, USA
10 – 11 June 2015**



**IEEE Catalog Number: CFP1524P-POD
ISBN: 978-1-4673-7745-4**

Table of Contents



Table of Contents	3
Welcome	4
General Chairs.....	5
Program Chairs	6
Program Committee.....	6
Keynote Speakers	7
Invited Speakers.....	8
Conference Program	10
Session 1	10
<i>Adaptive Combined Macro and Micro-Exploration of Concurrent Applications mapped on shared Bus Reconfigurable SoC</i>	<i>11</i>
Yidi Liu and Benjamin Carrion Schafer, Hong Kong Polytechnic University	
<i>Performance Analysis of Wallace and Radix-4 Booth-Wallace Multipliers.....</i>	<i>17</i>
Shahzad Asif and Yinan Kong, Macquerie University (Australia)	
<i>evercodeML: a formal language for SoC integration</i>	<i>23</i>
José Ignacio Villar De Ossorno, Jorge Juan, David Guerrero Martos, Manuel Jesus Bellido and Julian Viejo, Escuela Técnica Superior de Ingeniería Informática, Sevilla (Spain)	
Session 2	27
<i>Towards Hierarchical Scheduling of Dependent Systems with Hypervisor-based Virtualization.....</i>	<i>28</i>
Jan Jatzkowski C-LAB, University of Paderborn (Germany)	
Marcio Kreutz UFRGS – Institute of Informatics Porto Alegre (Brazil)	
Achim Rettberg Carl von Ossietzky University Oldenburg 26129 Oldenburg (Germany)	
Session 3	34
<i>Process Selection for Maximum Resource Sharing in High-Level Synthesis.....</i>	<i>35</i>
Benjamin Carrion Schafer, Hong Kong Polytechnic University	
<i>From System Modeling to Formal Verification.....</i>	<i>41</i>
Ajay Chhokra, Sherif Abdelwahed, Abhishek Dubey, Sandeep Neema and Gabor Karsai, Vanderbilt University (USA)	