

2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2015)

**Austin, Texas, USA
2 – 6 November 2015**



**IEEE Catalog Number: CFP15CAD-POD
ISBN: 978-1-4673-8109-3**

**Copyright © 2015 by the Institute of Electrical and Electronic Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP15CAD-POD
ISBN (Print-On-Demand):	978-1-4673-8109-3
ISSN:	1092-3152

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

Session 1-A Machine Learning in VLSI Design, Yield Estimation and Post-Silicon Validation

Moderator(s): *Abe Elfadel – Masdar Institute of Science and Technology*

1-A.1	Can't See the Forest for the Trees: State Restoration's Limitations in Post-silicon Trace Signal Selection	1
	<i>Sai Ma, University of Illinois at Urbana-Champaign; Debjit Pal, University of Illinois at Urbana-Champaign; Rui Jiang, University of Illinois at Urbana-Champaign; Sandip Ray, Intel Corp.; Shobha Vasudevan, University of Illinois at Urbana-Champaign</i>	
1-A.2	Yield Forecasting in Fab-to-Fab Production Migration Based on Bayesian Model Fusion	9
	<i>Ali Ahmadi, University of Texas at Dallas; Haralampos-G. Stratigopoulos, LIP6 Laboratory, CNRS, University Pierre et Marie Curie; Amit Nahar, Texas Instruments, Inc.; Bob Orr, Texas Instruments, Inc.; Michael Pas, Texas Instruments, Inc.; Yiorgos Makris, University of Texas at Dallas</i>	
1-A.3	Reduced Overhead Error Compensation for Energy Efficient Machine Learning Kernels	15
	<i>Sai Zhang, University of Illinois at Urbana-Champaign; Naresh R. Shanbhag, University of Illinois at Urbana-Champaign</i>	

Session 1-B Optimization Techniques for Upcoming Embedded Systems

Moderator(s): *Andreas Gerstlauer – University of Texas at Austin*

1-B.1	A Light-Weighted Software-Controlled Cache for PCM-based Main Memory Systems	22
	<i>Hung-Sheng Chang, National Taiwan University; Yuan-Hao Chang, Academia Sinica; Tei-Wei Kuo, Academia Sinica & National Taiwan University; Hsiang-Pang Li, Macronix International Co., Ltd.</i>	
1-B.2	Access Pattern Reshaping for eMMC-enabled SSDs	30
	<i>Chien-Chung Ho, National Taiwan University; Yuan-Hao Chang, Academia Sinica; Tei-Wei Kuo, Academia Sinica & National Taiwan University</i>	
1-B.3	STRAP: Stress-Aware Placement for Aging Mitigation in Runtime Reconfigurable Architectures	38
	<i>Hongyan Zhang, Karlsruhe Institute of Technology; Michael A. Kochte, University of Stuttgart; Eric Schneider, University of Stuttgart; Lars Bauer, Karlsruhe Institute of Technology; Hans-Joachim Wunderlich, University of Stuttgart; Jörg Henkel, Karlsruhe Institute of Technology</i>	

Session 1-C Self-aware Systems-on-Chip

Moderator(s): *Ulf Schlichtmann – Technische Universität München*

Organizer(s): *Mehdi B. Tahoori – Karlsruhe Institute of Technology*

1-C.1	Self-Aware Cyber-Physical Systems-on-Chip	46
	<i>Nikil Dutt, University of California, Irvine; Axel Jantsch, Technische Universität München; Santanu Sarma, University of California, Irvine</i>	

1-C.2	Fine-Grained Aging Prediction Based on the Monitoring of Run-Time Stress Using DfT Infrastructure	51
	<i>Abhishek Koneru, Duke University; Arunkumar Vijayan, Karlsruhe Institute of Technology; Krishnendu Chakrabarty, Duke University; Mehdi B. Tahoori, Karlsruhe Institute of Technology</i>	
1-C.3	Self Learning Analog/Mixed-Signal/RF Systems: Dynamic Adaptation to Workload and Environmental Uncertainties	59
	<i>Debashis Banerjee, Georgia Institute of Technology; Shreyas Sen, Georgia Institute of Technology; Abhijit Chatterjee, Georgia Institute of Technology</i>	
 Session 1-D Formal Methods for Emerging Technologies		
Moderator(s): Rolf Drechsler – University of Bremen & DFKI GmbH		
Organizer(s): Robert Wille – University of Bremen & DFKI GmbH		
1-D.1	Formal Methods for Emerging Technologies	65
	<i>Robert Wille, University of Bremen & DFKI GmbH; Rolf Drechsler, University of Bremen & DFKI GmbH</i>	
 Session 2-A High-Level and Sequential Synthesis		
Moderator(s): Flavio M. de Paula – IBM Corp.		
2-A.1	Code Transformations Based on Speculative SDC Scheduling	71
	<i>Marco Lattuada, Politecnico di Milano; Fabrizio Ferrandi, Politecnico di Milano</i>	
2-A.2	ElasticFlow: A Complexity-Effective Approach for Pipelining Irregular Loop Nests	78
	<i>Mingxing Tan, Cornell University & Google, Inc.; Gai Liu, Cornell University; Ritchie Zhao, Cornell University; Steve Dai, Cornell University; Zhiru Zhang, Cornell University</i>	
2-A.3	Communication Scheduling and Buslet Synthesis for Low-Interconnect HLS Designs	86
	<i>Enzo Tartaglione, University of Illinois at Chicago; Shantanu Dutt, University of Illinois at Chicago</i>	
2-A.4	MeMin: SAT-based Exact Minimization of Incompletely Specified Mealy Machines	94
	<i>Andreas Abel, Saarland University; Jan Reineke, Saarland University</i>	
 Session 2-B Keep Austin Wired: Routing and Clocking		
Moderator(s): Jia Wang – Illinois Institute of Technology		
2-B.1	Global Routing with Inherent Static Timing Constraints	102
	<i>Stephan Held, University of Bonn; Dirk Müller, University of Bonn; Daniel Rotter, University of Bonn; Vera Traub, University of Bonn; Jens Vygen, University of Bonn</i>	
2-B.2	TILA: Timing-Driven Incremental Layer Assignment	110
	<i>Bei Yu, Chinese University of Hong Kong; Derong Liu, University of Texas at Austin; Salim Chowdhury, Oracle Corporation; David Z. Pan, University of Texas at Austin</i>	
2-B.3	Accelerate FPGA Routing with Parallel Recursive Partitioning	118
	<i>Minghua Shen, Peking University; Guojie Luo, Peking University</i>	
2-B.4	Synthesis for Power-Aware Clock Spines	126
	<i>Hyungjung Seo, Samsung Electronics Co., Ltd.; Juyeon Kim, Seoul National University; Minseok Kang, Samsung Electronics Co., Ltd.; Taewhan Kim, Seoul National University</i>	

Session 2-C Hardware Based Authentication

Moderator(s): Bao Liu – University of Texas at San Antonio

2-C.1	A Novel Way to Authenticate Untrusted Integrated Circuits	132
	<i>Wei Yan, University of Connecticut; Fatemeh Tehranipoor, University of Connecticut; John A. Chandy, University of Connecticut</i>	
2-C.2	RRAM Based Lightweight User Authentication	139
	<i>Md Tanvir Arafin, University of Maryland; Gang Qu, University of Maryland</i>	
2-C.3	EM-Based on-Chip Aging Sensor for Detection and Prevention of Counterfeit and Recycled ICs	146
	<i>Kai He, University of California, Riverside; Xin Huang, University of California, Riverside; Sheldon X.-D. Tan, University of California, Riverside</i>	
2-C.4	BoardPUF: Physical Unclonable Functions for Printed Circuit Board Authentication	152
	<i>Lingxiao Wei, Chinese University of Hong Kong; Chaosheng Song, Chinese University of Hong Kong; Yannan Liu, Chinese University of Hong Kong; Jie Zhang, Chinese University of Hong Kong; Feng Yuan, Chinese University of Hong Kong; Qiang Xu, Chinese University of Hong Kong</i>	

Session 2-D Dennard Scaling is History and Moore's Law is Aging: How to Break the Inevitable Power Wall?

Moderator(s): Sachin S. Sapatnekar – University of Minnesota

Organizer(s): Paul Bogdan – University of Southern California

2-D.1	Fine-Grain Power Management in Manycore Processor and System-on-Chip (SoC) Designs	159
	<i>Vivek De, Intel Corp.</i>	
2-D.2	The (Low) Power of Less Wiring: Enabling Energy Efficiency in Many-Core Platforms Through Wireless NoC	165
	<i>Partha Pratim Pande, Washington State University; Ryan Gary Kim, Washington State University; Wonje Choi, Washington State University; Zhuo Chen, Carnegie Mellon University; Diana Marculescu, Carnegie Mellon University; Radu Marculescu, Carnegie Mellon University</i>	
2-D.3	Mathematical Models and Control Algorithms for Dynamic Optimization of Multicore Platforms: A Complex Dynamics Approach	170
	<i>Paul Bogdan, University of Southern California; Yuankun Xue, University of Southern California</i>	
2-D.4	Mitigating the Power Density and Temperature Problems in the Nano-Era	176
	<i>Muhammad Shafique, Karlsruhe Institute of Technology; Jörg Henkel, Karlsruhe Institute of Technology</i>	

Session 3-A Design Automation for Non-Traditional Architectures

Moderator(s): Iris Bahar – Brown University

3-A.1	Optimizing Stochastic Circuits for Accuracy-Energy Tradeoffs	178
	<i>Armin Alaghi, University of Michigan; Wei-Ting J. Chan, University of California at San Diego; John P. Hayes, University of Michigan; Andrew B. Kahng, University of California at San Diego; Jiajia Li, University of California at San Diego</i>	

3-A.2	Analytically Modeling Power and Performance of a CNN System	186
	<i>Indranil Palit, University of Notre Dame; Qiuwen Lou, University of Notre Dame; Nicholas Acampora, University of Notre Dame; Joseph Nahas, University of Notre Dame; Michael Niemier, University of Notre Dame; X. Sharon Hu, University of Notre Dame</i>	
3-A.3	Mitigating Effects of Non-ideal Synaptic Device Characteristics for On-chip Learning	194
	<i>Pai-Yu Chen, Arizona State University; Binbin Lin, University of Michigan; I-Ting Wang, National Chiao Tung University; Tuo-Hung Hou, National Chiao Tung University; Jieping Ye, University of Michigan; Sarma Vrudhula, Arizona State University; Jae-sun Seo, Arizona State University; Yu Cao, Arizona State University; Shimeng Yu, Arizona State University</i>	
Session 3-B Modeling, Optimization, and Synthesis of Cyberphysical Systems		
Moderator(s): Eli Bozorgzadeh – University of California, Irvine		
3-B.1	Robust Communication with IoT Devices using Wearable Brain Machine Interfaces	200
	<i>Md Muztoba, Arizona State University; Ujjwal Gupta, Arizona State University; Tanvir Mustofa, Arizona State University; Umit Y. Ogras, Arizona State University</i>	
3-B.2	Simulation-Guided Parameter Synthesis for Chance-Constrained Optimization of Control Systems	208
	<i>Yan Zhang, National University of Singapore; Sriram Sankaranarayanan, University of Colorado at Boulder; Benjamin M. Gyor, Harvard University</i>	
3-B.3	A Mixed Discrete-Continuous Optimization Scheme for Cyber-Physical System Architecture Exploration	216
	<i>John Finn, University of California, Berkeley; Pierluigi Nuzzo, University of California, Berkeley; Alberto Sangiovanni-Vincentelli, University of California, Berkeley</i>	
Session 3-C The Art of Engineering Heterogeneous Computing Systems		
Moderator(s): Peter Hofstee – IBM Research - Austin		
3-C.1	A User-Centric CPU-GPU Governing Framework for 3D Games on Mobile Devices	224
	<i>Wei-Ming Chen, National Taiwan University; Sheng-Wei Cheng, National Taiwan University; Pi-Cheng Hsiu, Academia Sinica; Tei-Wei Kuo, Academia Sinica & National Taiwan University</i>	
3-C.2	SAT Solving using FPGA-based Heterogeneous Computing	232
	<i>Jason Thong, McMaster University; Nicola Nicolici, McMaster University</i>	
3-C.3	Heterogeneous Hardware/Software Acceleration of the BWA-MEM DNA Alignment Algorithm	240
	<i>Nauman Ahmed, Delft University of Technology; Vlad-Mihai Sima, Bluebee; Ernst Houtgast, Bluebee; Koen Bertels, Delft University of Technology; Zaid Al-Ars, Delft University of Technology</i>	
Session 3-D From EDA to DA: Can We Evolve Beyond Our E-Roots?		
Moderator(s): Steven P. Levitan – University of Pittsburgh		
Organizer(s): Andrew B. Kahng – University of California at San Diego		
Farinaz Koushanfar – Rice University		
3-D.1	Evolving EDA Beyond its E-Roots: An Overview	247
	<i>Andrew B. Kahng, University of California at San Diego; Farinaz Koushanfar, Rice University</i>	

3-D.2	DA Systemization of Knowledge: A Catalog of Prior Forward-Looking Initiatives	255
	<i>Farinaz Koushanfar, Rice University; Azalia Mirhoseini, Rice University; Gang Qu, University of Maryland; Zhiru Zhang, Cornell University</i>	
3-D.3	Toward Metrics of Design Automation Research Impact	263
	<i>Andrew B. Kahng, University of California at San Diego; Mulong Luo, University of California at San Diego; Gi-Joon Nam, IBM Research; Siddhartha Nath, University of California at San Diego; David Z. Pan, University of Texas at Austin; Gabriel Robins, University of Virginia</i>	
3-D.4	DA Vision 2015: From Here to Eternity	271
	<i>Miodrag Potkonjak, University of California, Los Angeles; Deming Chen, University of Illinois at Urbana-Champaign; Priyank Kalla, University of Utah; Steven P. Levitan, University of Pittsburgh</i>	
 Session 4-A Reliability Goes Vertical		
Moderator(s): Raju Balasubramanian – IBM Corp.		
4-A.1	Impact of Loop Transformations on Software Reliability	278
	<i>Jason Cong, University of California, Los Angeles; Cody Hao Yu, University of California, Los Angeles</i>	
4-A.2	Error-Tolerant Processors: Formal Specification and Verification	286
	<i>Ameneh Golnari, Princeton University; Yakir Vazel, Princeton University; Sharad Malik, Princeton University</i>	
4-A.3	FEMTO: Fast Error Analysis in Multipliers through Topological Traversal	294
	<i>Deepashree Sengupta, University of Minnesota; Sachin S. Sapatnekar, University of Minnesota</i>	
 Session 4-B Advancements in Adaptive Test, 3D-IC Yield Improvement, and Silicon Debug		
Moderator(s): Hank Walker – Texas A&M University		
4-B.1	Pairwise Proximity-Based Features for Test Escape Screening	300
	<i>Fan Lin, University of California, Santa Barbara; Chun-Kai Hsu, University of California, Santa Barbara; Alberto Giovanni Busetto, University of California, Santa Barbara; Kwang-Ting Cheng, University of California, Santa Barbara</i>	
4-B.2	Defect Clustering-Aware Spare-TSV Allocation for 3D ICs	307
	<i>Shengcheng Wang, Karlsruhe Institute of Technology; Mehdi B. Tahoori, Karlsruhe Institute of Technology; Krishnendu Chakrabarty, Duke University</i>	
4-B.3	Performance Evaluation of Software-based Error Detection Mechanisms for Localizing Electrical Timing Failures under Dynamic Supply Noise	315
	<i>Yutaka Masuda, Osaka University; Masanori Hashimoto, Osaka University; Takao Onoye, Osaka University</i>	

Session 4-C Accelerators for High Performance Data Analytics

Moderator(s): *Steve Wallach – Micron Technology, Inc.*

Organizer(s): *Antonino Tumeo – Pacific Northwest National Lab*
Vito Giovanni Castellana – Pacific Northwest National Lab

4-C.1	High Level Synthesis of RDF Queries for Graph Analytics	323
	<i>Vito Giovanni Castellana, Pacific Northwest National Lab; Marco Minutoli, Pacific Northwest National Lab; Alessandro Morari, Pacific Northwest National Lab; Antonino Tumeo, Pacific Northwest National Lab; Marco Lattuada, Politecnico di Milano; Fabrizio Ferrandi, Politecnico di Milano</i>	

4-C.3	CAMs as Synchronizing Caches for Multithreaded Irregular Applications on FPGAs	331
	<i>Skyler Windh, University of California, Riverside; Prerna Budhkar, University of California, Riverside; Walid A. Najjar, University of California, Riverside</i>	

Session 4-D Hardware Authentication: From ICs to IoTs

Moderator(s): *Swarup Bhunia – University of Florida*

Organizer(s): *Swarup Bhunia – University of Florida*

4-D.1	PUF-Based Authentication	337
	<i>Wenjie Che, University of New Mexico; Fareena Saqib, Florida Institute of Technology; Jim Plusquellic, University of New Mexico</i>	

4-D.2	Security Policy Enforcement in Modern SoC Designs	345
	<i>Sandip Ray, Intel Corp.; Yier Jin, University of Central Florida</i>	

4-D.3	Protecting Endpoint Devices in IoT Supply Chain	351
	<i>Kun Yang, University of Florida; Domenic Forte, University of Florida; Mark M. Tehranipoor, University of Florida</i>	

Session 5-A Simulation for Parallel and Accelerated Computing

Moderator(s): *Lizy Kurian John – University of Texas at Austin*

5-A.1	A Polyhedral-based SystemC Modeling and Generation Framework for Effective Low-power Design Space Exploration	357
	<i>Wei Zuo, University of Illinois at Urbana-Champaign; Warren Kemmerer, University of Illinois at Urbana-Champaign; Jong Bin Lim, University of Illinois at Urbana-Champaign; Louis-Noël Pouchet, Ohio State University; Andrey Ayupov, Intel Corp.; Taemin Kim, Intel Corp.; Kyungtae Han, Intel Corp.; Deming Chen, University of Illinois at Urbana-Champaign</i>	

5-A.2	Uncore RPD: Rapid Design Space Exploration of the Uncore via Regression Modeling	365
	<i>Karthik Sangaiah, Drexel University; Mark Hempstead, Drexel University; Baris Taskin, Drexel University</i>	

5-A.3	Multi-Threaded Simics SystemC Virtual Platform	373
	<i>Asad Khan, Intel Corp.; Weiqiang Ma, Intel Corp.; Chris Wolfe, Intel Corp.; Bengt Werner, Intel Corp.</i>	

5-A.4	PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration	380
	<i>Jason Cong, University of California, Los Angeles; Zhenman Fang, University of California, Los Angeles; Michael Gill, University of California, Los Angeles; Glenn Reinman, University of California, Los Angeles</i>	

Session 5-B This Is How We Shrink

Moderator(s): Iris Hui-Ru Jiang – National Chiao Tung University

5-B.1	Provably Good Max-Min-m-neighbor-TSP-Based Subfield Scheduling for Electron-Beam Photomask Fabrication	388
	<i>Zhi-Wen Lin, National Taiwan University; Shao-Yun Fang, National Taiwan University of Science and Technology; Yao-Wen Chang, National Taiwan University; Wei-Cheng Rao, National Taiwan University; Chieh-Hsiung Kuan, National Taiwan University</i>	
5-B.2	Triple Patterning Aware Detailed Placement Toward Zero Cross-Row Middle-of-Line Conflict	396
	<i>Yibo Lin, University of Texas at Austin; Bei Yu, Chinese University of Hong Kong; Biying Xu, University of Texas at Austin; David Z. Pan, University of Texas at Austin</i>	
5-B.3	Defect Probability of Directed Self-Assembly Lithography: Fast Identification and Post-Placement Optimization	404
	<i>Seongbo Shim, Korea Advanced Institute of Science and Technology; Woohyun Chung, Korea Advanced Institute of Science and Technology; Youngsoo Shin, Korea Advanced Institute of Science and Technology</i>	
5-B.4	Simultaneous Guiding Template Optimization and Redundant Via Insertion for Directed Self-Assembly	410
	<i>Shao-Yun Fang, National Taiwan University of Science and Technology; Yun-Xiang Hong, National Taiwan University; Yi-Zhen Lu, National Taiwan University of Science and Technology</i>	

Session 5-C State-Less Synthesis

Moderator(s): Zhiru Zhang – Cornell University

5-C.1	DRUM: A Dynamic Range Unbiased Multiplier for Approximate Applications	418
	<i>Soheil Hashemi, Brown University; R. Iris Bahar, Brown University; Sherief Reda, Brown University</i>	
5-C.2	Fast Lagrangian Relaxation Based Gate Sizing using Multi-Threading	426
	<i>Ankur Sharma, Iowa State University; David Chinnery, Mentor Graphics Corp.; Sarvesh Bhardwaj, Mentor Graphics Corp.; Chris Chu, Iowa State University</i>	
5-C.3	Asynchronous QDI Circuit Synthesis from Signal Transition Protocols	434
	<i>Bo-Yuan Huang, National Taiwan University; Yi-Hsiang Lai, National Taiwan University; Jie-Hong R. Jiang, National Taiwan University</i>	
5-C.4	SPOCK: Static Performance Analysis and Deadlock Verification for Efficient Asynchronous Circuit Synthesis	442
	<i>Chun-Hong Shih, National Taiwan University; Yi-Hsiang Lai, National Taiwan University; Jie-Hong R. Jiang, National Taiwan University</i>	

Session 5-D The Landscape of Smart Buildings: Modeling, Management and Infrastructure

Moderator(s): Yier Jin – University of Central Florida

Organizer(s): Xin Li – Carnegie Mellon University

5-D.1	Learning Based Compact Thermal Modeling for Energy-Efficient Smart Building Management	450
	<i>Hengyang Zhao, University of California, Riverside; Daniel Quach, University of California, Riverside; Shujuan Wang, University of California, Riverside; Hai Wang, University of Electronic Science and Technology of China; Haibao Chen, Shanghai Jiao Tong University; Xin Li, Carnegie Mellon University; Sheldon X.-D. Tan, University of California, Riverside</i>	

5-D.2	From Robust Chip to Smart Building: CAD Algorithms and Methodologies for Uncertainty Analysis of Building Performance	457
	<i>Xiaoming Chen, Carnegie Mellon University; Xin Li, Carnegie Mellon University; Sheldon X.-D. Tan, University of California, Riverside</i>	
5-D.3	Security Analysis of Proactive Participation of Smart Buildings in Smart Grid	465
	<i>Tianshu Wei, University of California, Riverside; Bowen Zheng, University of California, Riverside; Qi Zhu, University of California, Riverside; Shiyang Hu, Michigan Technological University</i>	
5-D.4	Buildings to Grid Integration: A Dynamic Contract Approach	N/A
	<i>Mehdi Maasoumy, C3 Energy Inc.; Alberto Sangiovanni-Vincentelli, University of California, Berkeley</i>	

Session 6-A New CAD Directions for Emerging Technologies

Moderator(s): Hai (Helen) Li – University of Pittsburgh

6-A.1	On Relaxing Page Program Disturbance over 3D MLC Flash Memory	479
	<i>Yu-Ming Chang, Macronix International Co., Ltd.; Yung-Chun Li, Macronix International Co., Ltd.; Yuan-Hao Chang, Academia Sinica; Tei-Wei Kuo, Academia Sinica & National Taiwan University; Chih-Chang Hsieh, Macronix International Co., Ltd.; Hsiang-Pang Li, Macronix International Co., Ltd.</i>	
6-A.2	Variation-Aware Adaptive Tuning for Nanophotonic Interconnects	487
	<i>Rui Wu, University of California, Santa Barbara; Chin-Hui Chen, Hewlett-Packard Labs.; Cheng Li, Hewlett-Packard Labs.; Tsung-Ching Huang, Hewlett-Packard Labs.; Fan Lan, Zhejiang University; Chong Zhang, University of California, Santa Barbara; Yun Pan, Zhejiang University; John E. Bowers, University of California, Santa Barbara; Raymond G. Beausoleil, Hewlett-Packard Labs.; Kwang-Ting Cheng, University of California, Santa Barbara</i>	
6-A.3	Threshold Logic Synthesis Based on Cut Pruning	494
	<i>Augusto Neutzling, University Federal do Rio Grande do Sul; Jody Maick Matos, University Federal do Rio Grande do Sul; Andre I. Reis, University Federal do Rio Grande do Sul; Renato P. Ribas, University Federal do Rio Grande do Sul; Alan Mishchenko, University of California, Berkeley</i>	
6-A.4	TEI-Turbo: Temperature Effect Inversion-Aware Turbo Boost for FinFET-Based Multi-Core Systems	500
	<i>Ermao Cai, Carnegie Mellon University; Diana Marculescu, Carnegie Mellon University</i>	

Session 6-B Modern-Day Placement

Moderator(s): Ismail Bustany - Mentor Graphics Corp.

6-B.1	Detailed-Routability-Driven Analytical Placement for Mixed-Size Designs with Technology and Region Constraints	508
	<i>Chau-Chin Huang, National Taiwan University; Hsin-Ying Lee, National Taiwan University; Bo-Qiao Lin, National Taiwan University; Sheng-Wei Yang, National Taiwan University; Chin-Hao Chang, National Taiwan University; Szu-To Chen, National Taiwan University; Yao-Wen Chang, National Taiwan University</i>	
6-B.2	High Performance Global Placement and Legalization Accounting for Fence Regions	514
	<i>Nima Karimpour Darav, University of Calgary; Andrew Kennings, University of Waterloo; David Westwick, University of Calgary; Laleh Behjat, University of Calgary</i>	
6-B.3	POLAR 3.0: An Ultrafast Global Placement Engine	520
	<i>Tao Lin, Iowa State University; Chris Chu, Iowa State University; Gang Wu, Iowa State University</i>	

6-B.4	Exploiting Non-Critical Steiner Tree Branches for Post-Placement Timing Optimization	528
	<i>Vinicius Livramento, Federal University of Santa Catarina; Chrystian Guth, Federal University of Santa Catarina; Renan Netto, Federal University of Santa Catarina; José Luís Güntzel, Federal University of Santa Catarina; Luiz C.V. dos Santos, Federal University of Santa Catarina</i>	

Session 6-C Hardware Security: Methods and Metrics

Moderator(s): Saverio Fazzari – Booz Allen Hamilton, Inc.

Yier Jin – University of Central Florida

6-C.1	A Flexible Architecture for Systematic Implementation of SoC Security Policies	536
	<i>Abhishek Basak, Case Western Reserve University; Swarup Bhunia, Case Western Reserve University; Sandip Ray, Intel Corp.</i>	
6-C.2	ConForm: Detecting Firmware Modifications in Embedded Systems using Hardware Performance Counters	544
	<i>Xueyang Wang, New York University; Charalambos Konstantinou, New York University; Michail Maniatakos, New York University Abu Dhabi; Ramesh Karri, New York University</i>	
6-C.3	Quantifying Timing-Based Information Flow in Cryptographic Hardware	552
	<i>Baolei Mao, Northwestern Polytechnical University; Wei Hu, University of California at San Diego; Alric Althoff, University of California at San Diego; Janarbek Matai, University of California at San Diego; Jason Oberg, University of California at San Diego; Dejun Mu, Northwestern Polytechnical University; Timothy Sherwood, University of California, Santa Barbara; Ryan Kastner, University of California at San Diego</i>	
6-C.4	Detecting Hardware Trojans in Unspecified Functionality Using Mutation Testing	560
	<i>Nicole Fern, University of California, Santa Barbara; Kwang-Ting Cheng, University of California, Santa Barbara</i>	

Session 6-D Variability, Noise, and Nonlinearity

Moderator(s): Brian Mulvaney – Freescale Semiconductor, Inc.

6-D.1	A Sample Reduction Technique by Aliasing Channel Response for Fast Equalizing Transceiver Design	567
	<i>Sooeun Lee, Pohang University of Science and Technology; Gunbok Lee, Pohang University of Science and Technology; Jae-Yoon Sim, Pohang University of Science and Technology; Hong-June Park, Pohang University of Science and Technology; Wee Sang Park, Pohang University of Science and Technology; Byungsub Kim, Pohang University of Science and Technology</i>	
6-D.2	Co-Learning Bayesian Model Fusion: Efficient Performance Modeling of Analog and Mixed-Signal Circuits Using Side Information	575
	<i>Fa Wang, Carnegie Mellon University; Manzil Zaheer, Carnegie Mellon University; Xin Li, Carnegie Mellon University; Jean-Olivier Plouchart, IBM T.J. Watson Research Center; Alberto Valdes-Garcia, IBM T.J. Watson Research Center</i>	
6-D.3	STAVES: Speedy Tensor-Aided Volterra-Based Electronic Simulator	583
	<i>Haotian Liu, University of Hong Kong; Xiaoyan Y.Z. Xiong, University of Hong Kong; Kim Batselier, University of Hong Kong; Lijun Jiang, University of Hong Kong; Luca Daniel, Massachusetts Institute of Technology; Ngai Wong, University of Hong Kong</i>	
6-D.4	Simulation of Noise in Neurons and Neuronal Circuits	589
	<i>Deniz Kilinc, Koc University; Alper Demir, Koc University</i>	

Session 7-A Embedded Software and Compilation Techniques for Power Efficiency

Moderator(s): Jiang Hu – Texas A&M University

- 7-A.1 Acceleration of Nested Conditionals on CGRAs via Trigger Scheme** 597
Shouyi Yin, Tsinghua University; Pengcheng Zhou, Tsinghua University; Leibo Liu, Tsinghua University; Shaojun Wei, Tsinghua University
- 7-A.2 Smartphone Analysis and Optimization based on User Activity Recognition** 605
Yeseong Kim, University of California at San Diego; Francesco Paterna, University of California at San Diego; Sameer Tilak, University of California at San Diego; Tajana S. Rosing, University of California at San Diego
- 7-A.3 Perception-Aware Power Management for Mobile Games via Dynamic Resolution Scaling** 613
Arian Maghazeh, Linköping University; Unmesh D. Bordoloi, Linköping University; Mattias Villani, Linköping University; Petru Eles, Linköping University; Zebo Peng, Linköping University

Session 7-B Design and Optimization of Cyberphysical Energy Systems

Moderator(s): Wujie Wen – Florida International University

- 7-B.1 A Unified Stochastic Model for Energy Management in Solar-Powered Embedded Systems** 621
Nga Dang, University of California, Irvine; Roberto Valentini, University of California, Irvine; Eli Bozorgzadeh, University of California, Irvine; Marco Levorato, University of California, Irvine; Nalini Venkatasubramanian, University of California, Irvine
- 7-B.2 Machine Learning-Based Energy Management in a Hybrid Electric Vehicle to Minimize Total Operating Cost** 627
Xue Lin, University of Southern California; Paul Bogdan, University of Southern California; Naehyuck Chang, Korea Advanced Institute of Science and Technology; Massoud Pedram, University of Southern California
- 7-B.3 A Contract Design Approach for Colocation Data Center Demand Response** 635
Kishwar Ahmed, Florida International University; Mohammad A. Islam, Florida International University; Shaolei Ren, University of California, Riverside

Session 7-C Synthesis and Methodology for Analog and Interconnect

Moderator(s): Eric Keiter – Sandia National Laboratories

- 7-C.1 Design Methodologies, Models and Tools for Very-Large-Scale Integration of NEM Relay-Based Circuits** 641
Tian Qin, University of Bristol; Sunil Rana, University of Bristol; Dinesh Pamunuwa, University of Bristol
- 7-C.2 Full-chip Inter-die Parasitic Extraction in Face-to-Face-Bonded 3D ICs** 649
Yarui Peng, Georgia Institute of Technology; Taigon Song, Georgia Institute of Technology; Dusan Petranovic, Mentor Graphics Corp.; Sung Kyu Lim, Georgia Institute of Technology
- 7-C.3 Power-Down Circuit Synthesis for Analog/Mixed-Signal** 656
Michael Zwerger, Technische Universität München; Maximilian Neuner, Technische Universität München; Helmut Graeb, Technische Universität München

Session 7-D Smart Chip for Smart Learning

Moderator(s): *Xin Li – Carnegie Mellon University*

Organizer(s): *Shawn Blanton – Carnegie Mellon University*

7-D.1	Statistical Learning in Chip (SLIC)	664
	<i>Ronald D. Blanton, Carnegie Mellon University; Xin Li, Carnegie Mellon University; Ken Mai, Carnegie Mellon University; Diana Marculescu, Carnegie Mellon University; Radu Marculescu, Carnegie Mellon University; Jeyanandh Paramesh, Carnegie Mellon University; Jeff Schneider, Carnegie Mellon University; Donald E. Thomas, Carnegie Mellon University</i>	
7-D.2	Dynamic Machine Learning Based Matching of Nonvolatile Processor Microarchitecture to Harvested Energy Profile	670
	<i>Kaisheng Ma, Pennsylvania State University; Xueqing Li, Pennsylvania State University; Yongpan Liu, Tsinghua University; John Sampson, Pennsylvania State University; Yuan Xie, University of California, Santa Barbara; Vijaykrishnan Narayanan, Pennsylvania State University</i>	
7-D.3	Architectural Requirements for Energy Efficient Execution of Graph Analytics Applications	676
	<i>Muhammet Mustafa Ozdal, Intel Corp. & Bilkent University; Serif Yesil, Bilkent University; Taemin Kim, Intel Corp.; Andrey Ayupov, Intel Corp.; Steven Burns, Intel Corp.; Ozcan Ozturk, Bilkent University</i>	

Session 8-A A New Perspective on MPSoC: From Memories to NoCs

Moderator(s): *Xin Li – Carnegie Mellon University*

8-A.1	Bit-Write-Reducing and Error-Correcting Code Generation by Clustering Error-Correcting Codewords for Non-Volatile Memories	682
	<i>Tatsuro Kojo, Waseda University; Masashi Tawada, Waseda University; Masao Yanagisawa, Waseda University; Nozomu Togawa, Waseda University</i>	
8-A.2	CAUSE: Critical Application Usage-Aware Memory System using Non-volatile Memory for Mobile Devices	690
	<i>Yeseong Kim, University of California at San Diego; Mohsen Imani, University of California at San Diego; Shruti Patil, University of California at San Diego; Tajana S. Rosing, University of California at San Diego</i>	
8-A.3	A Universal Ordered NoC Design Platform for Shared-Memory MPSoC	697
	<i>Woo-Cheol Kwon, Massachusetts Institute of Technology; Li-Shiuan Peh, Massachusetts Institute of Technology</i>	
8-A.4	Optimizing 3D NoC Design for Energy Efficiency: A Machine Learning Approach	705
	<i>Sourav Das, Washington State University; Janardhan Rao Doppa, Washington State University; Dae Hyun Kim, Washington State University; Partha Pratim Pande, Washington State University; Krishnendu Chakrabarty, Duke University</i>	

Session 8-B Emerging Directions for Timing and Power Delivery Network Analysis

Moderator(s): *Raju Balasubramanian – IBM Corp.*

Youngsoo Shin – Korea Advanced Institute of Science and Technology

8-B.1	Transient Noise Bounds using Vectorless Power Grid Verification	713
	<i>Naval Gupte, Illinois Institute of Technology; Jia Wang, Illinois Institute of Technology</i>	

8-B.2	1-Bit Compressed Sensing Based Framework for Built-in Resonance Frequency Prediction Using On-Chip Noise Sensors	721
	<i>Tao Wang, Missouri University of Science and Technology; Jinglan Liu, Missouri University of Science and Technology; Cheng Zhuo, Intel Corp.; Yiyu Shi, Missouri University of Science and Technology</i>	
8-B.3	Graph-based Dynamic Analysis: Efficient Characterization of Dynamic Timing and Activity Distributions	729
	<i>Hari Cherupalli, University of Minnesota; John Sartori, University of Minnesota</i>	
8-B.4	A General Framework for Efficient Performance Analysis of Acyclic Asynchronous Pipelines	736
	<i>Yi-Hsiang Lai, National Taiwan University; Chi-Chuan Chuang, National Taiwan University; Jie-Hong R. Jiang, National Taiwan University</i>	
 Session 8-C Remodel, Redesign, and Reconfigure for Reliability		
Moderator(s): Saurabh Sinha – ARM, Inc.		
8-C.1	A Novel Entropy Production Based Full-Chip TSV Fatigue Analysis	744
	<i>Tianchen Wang, University of Notre Dame; Sandeep Kumar Samal, Georgia Institute of Technology; Sung Kyu Lim, Georgia Institute of Technology; Yiyu Shi, University of Notre Dame</i>	
8-C.2	Three-Tier 3D ICs for More Power Reduction: Strategies in CAD, Design, and Bonding Selection	752
	<i>Taigon Song, Georgia Institute of Technology; Shreepad Panth, Altera Corp.; Yoo-Jin Chae, Korea Advanced Institute of Science and Technology; Sung Kyu Lim, Georgia Institute of Technology</i>	
8-C.3	Optimization of FinFET-based Circuits using a Dual Gate Pitch Technique	758
	<i>Sravan K. Marella, University of Minnesota; Amit Ranjan Trivedi, Georgia Institute of Technology; Saibal Mukhopadhyay, Georgia Institute of Technology; Sachin S. Sapatnekar, University of Minnesota</i>	
8-C.4	Redundancy based Interconnect Duplication to Mitigate Soft Errors in SRAM-based FPGAs	764
	<i>Naifeng Jing, Shanghai Jiao Tong University; Jiacheng Zhou, Shanghai Jiao Tong University; Jianfei Jiang, Shanghai Jiao Tong University; Xin Chen, Tongji University; Weifeng He, Shanghai Jiao Tong University; Zhigang Mao, Shanghai Jiao Tong University</i>	
 Session 8-D Design for Big Data: From Architecture to Service - An Industrial Perspective		
Moderator(s): Zhuo Li – Cadence Design Systems, Inc.		
Organizer(s): Cheng Zhuo – Intel Corp.		
8-D.1	Hardware Accelerator Design for Data Centers	770
	<i>Serif Yesil, Bilkent University; Muhammet Mustafa Ozdal, Intel Corp. & Bilkent University; Taemin Kim, Intel Corp.; Andrey Ayupov, Intel Corp.; Steven Burns, Intel Corp.; Ozcan Ozturk, Bilkent University</i>	
8-D.2	Modern Big Data Analytics for “Old-fashioned” Semiconductor Industry Applications	776
	<i>Yada Zhu, IBM T.J. Watson Research Center; Jinjun Xiong, IBM T.J. Watson Research Center</i>	
8-D.3	Effective CAD Research in the Sea of Papers	781
	<i>Jinglan Liu, University of Notre Dame; Da-Cheng Juan, Google, Inc.; Yiyu Shi, University of Notre Dame</i>	

8-D.4	Dynamically Resilient and Agile Fine-Grained Replication Configuration	786
	<i>Yifang Liu, Google, Inc.</i>	
 Session 9-A Make or Break - Synthesis, Simulation and Post-Silicon Validation		
Moderator(s): Miroslav Velev – Aries Design Automation, LLC		
9-A.1	Property-Directed Synthesis of Reactive Systems from Safety Specifications	794
	<i>Ting-Wei Chiang, National Taiwan University; Jie-Hong R. Jiang, National Taiwan University</i>	
9-A.2	Efficient Transistor-Level Symbolic Timing Simulation Using Cached Partial Circuit States	802
	<i>Clayton B. McDonald, Synopsys, Inc.; Hsinwei Chou, Synopsys, Inc.; Vijay Durairaj, Synopsys, Inc.; Pey-Chang Kent Lin, Synopsys, Inc.</i>	
9-A.3	On-Chip Generation of Uniformly Distributed Constrained-Random Stimuli for Post-Silicon Validation	808
	<i>Xiaobing Shi, McMaster University; Nicola Nicolici, McMaster University</i>	
9-A.4	Reducing Post-Silicon Coverage Monitoring Overhead with Emulation and Bayesian Feature Selection	816
	<i>Ricardo Ochoa Gallardo, University of British Columbia; Alan J. Hu, University of British Columbia; André Ivanov, University of British Columbia; Maryam S. Mirian, University of Tehran</i>	
 Session 9-B Reducing Power and Lowering Temperature, Approximately!		
Moderator(s): Muhammad Shafique – Karlsruhe Institute of Technology		
9-B.1	ApproxEigen: An Approximate Computing Technique for Large-Scale Eigen-Decomposition	824
	<i>Qian Zhang, Chinese University of Hong Kong; Ye Tian, Chinese University of Hong Kong; Ting Wang, Chinese University of Hong Kong; Feng Yuan, Chinese University of Hong Kong; Qiang Xu, Chinese University of Hong Kong</i>	
9-B.2	Modeling and Mitigation of Extra-SoC Thermal Coupling Effects and Heat Transfer Variations in Mobile Devices	831
	<i>Francesco Paterna, University of California at San Diego; Tajana Šimunić Rosing, University of California at San Diego</i>	
9-B.3	Just Enough is More: Achieving Sustainable Performance in Mobile Devices under Thermal Limitations	839
	<i>Onur Sahin, Boston University; Paul Thomas Varghese, Boston University; Ayse K. Coskun, Boston University</i>	
9-B.4	Learning-Based Power Modeling of System-Level Black-Box IPs	847
	<i>Dongwook Lee, University of Texas at Austin; Taemin Kim, Intel Corp.; Kyungtae Han, Intel Corp.; Yatin Hoskote, Intel Corp.; Lizy K. John, University of Texas at Austin; Andreas Gerstlauer, University of Texas at Austin</i>	
 Session 9-C Physical Optimization		
Moderator(s): Chuck Alpert – Cadence Design Systems, Inc.		
9-C.1	Mixed Cell-Height Implementation for Improved Design Quality in Advanced Nodes	854
	<i>Sorin Dobre, Qualcomm Technologies, Inc.; Andrew B. Kahng, University of California at San Diego; Jiajia Li, University of California at San Diego</i>	

9-C.2	GasStation: Power and Area Efficient Buffering for Multiple Power Domain Design	861
	<i>Chien-Pang Lu, MediaTek, Inc.; Iris Hui-Ru Jiang, National Chiao Tung University; Chin-Hsiung Hsu, MediaTek, Inc.</i>	
9-C.3	Scalable Detailed Placement Legalization for Complex Sub-14nm Constraints	867
	<i>Kwangsoo Han, University of California at San Diego; Andrew B. Kahng, University of California at San Diego; Hyein Lee, University of California at San Diego</i>	
9-C.4	A General and Exact Routing Methodology for Digital Microfluidic Biochips	874
	<i>Oliver Keszocze, University of Bremen & DFKI GmbH; Robert Wille, University of Bremen & DFKI GmbH; Krishnendu Chakrabarty, Duke University; Rolf Drechsler, University of Bremen & DFKI GmbH</i>	

Session 10-A TAU 2015 Contest on Incremental Timing and CPPR Analysis

Moderator(s): *Jin Hu – IBM Corp.*

Organizer(s): *Jin Hu – IBM Corp.*

Greg Schaeffer – IBM Corp.

Vibhor Garg – Cadence Design Systems, Inc.

10-A.1	TAU 2015 Contest on Incremental Timing Analysis	882
	<i>Jin Hu, IBM Corp.; Greg Schaeffer, IBM Corp.; Vibhor Garg, Cadence Design Systems, Inc.</i>	
10-A.2	iTimerC 2.0: Fast Incremental Timing and CPPR Analysis	890
	<i>Pei-Yu Lee, National Chiao Tung University; Iris Hui-Ru Jiang, National Chiao Tung University; Cheng-Ruei Li, National Chiao Tung University; Wei-Lun Chiu, National Chiao Tung University; Yu-Ming Yang, National Chiao Tung University</i>	
10-A.3	OpenTimer: A High-Performance Timing Analysis Tool	895
	<i>Tsung-Wei Huang, University of Illinois at Urbana-Champaign; Martin D.F. Wong, University of Illinois at Urbana-Champaign</i>	
10-A.4	iitRACE: A Memory Efficient Engine for Fast Incremental Timing Analysis and Clock Pessimism Removal	903
	<i>Chaitanya Peddawad, Indian Institute of Technology Madras; Aman Goel, Indian Institute of Technology Madras; Dheeraj B, Indian Institute of Technology Madras; Nitin Chandrachoodan, Indian Institute of Technology Madras</i>	

Session 10-B 2015 CAD Contest

Moderator(s): *Natarajan Viswanathan – IBM Corp.*

Shih-Hsu Huang – Chung Yuan Christian University

Organizer(s): *Natarajan Viswanathan – IBM Corp.*

10-B.1	Overview of the 2015 CAD contest at ICCAD	910
	<i>Natarajan Viswanathan, IBM Corp.; Shih-Hsu Huang, Chung Yuan Christian University; Rung-Bin Lin, Yuan Ze University; Myung-Chul Kim, IBM Corp.</i>	
10-B.2	ICCAD 2015 Contest in 3D Interlayer Cooling Optimized Network	912
	<i>Arvind Sridhar, IBM Research - Zurich; Mohamed M. Sabry, Stanford University; David Atienza, École Polytechnique Fédérale de Lausanne</i>	

10-B.3	ICCAD-2015 CAD Contest in Large-scale Equivalence Checking and Function Correction and Benchmark Suite	916
	<i>Chih-Jen Hsu, Cadence Taiwan, Inc.; Chi-An Wu, Cadence Taiwan, Inc.; Wei-Hsun Lin, Cadence Design Systems, Inc.; Kei-Yong Khoo, Cadence Design Systems, Inc.</i>	
10-B.4	ICCAD-2015 CAD Contest in Incremental Timing-driven Placement and Benchmark Suite	921
	<i>Myung-Chul Kim, IBM Corp.; Jin Hu, IBM Corp.; Jiajia Li, University of California at San Diego; Natarajan Viswanathan, IBM Corp.</i>	

Session 10-D Rebooting Computing and Low- Power Image Recognition Challenge

Moderator(s): *Yung-Hsiang Lu – Purdue University*

Organizer(s): *Yung-Hsiang Lu – Purdue University*

10-D.2	Rebooting Computing and Low-Power Image Recognition Challenge	927
	<i>Yung-Hsiang Lu, Purdue University; Alan M. Kadin, Princeton Junction; Alexander C. Berg, University of North Carolina, Chapel Hill; Thomas M. Conte, IEEE & Georgia Institute of Technology; Erik P. DeBenedictis, Sandia National Labs; Rachit Garg, Purdue University; Ganesh Gingade, Hughes Network Systems, LLC & Purdue University; Bichlien Hoang, IEEE; Yongzhen Huang, Institute of Automation, Chinese Academy of Sciences; Boxun Li, Tsinghua University; Jingyu Liu, Institute of Automation, Chinese Academy of Sciences; Wei Liu, University of North Carolina, Chapel Hill; Huizi Mao, Tsinghua University; Junran Peng, Institute of Automation, Chinese Academy of Sciences; Tianqi Tang, Tsinghua University; Elie K. Track, nVizix LLC & IEEE; Jingqiu Wang, Institute of Automation, Chinese Academy of Sciences; Tao Wang, Huawei Technologies Co., Ltd.; Yu Wang, Tsinghua University; Jun Yao, Huawei Technologies Co., Ltd.</i>	