

2015 Conference on Design of Circuits and Integrated Systems (DCIS 2015)

**Estoril, Portugal
25-27 November 2015**



**IEEE Catalog Number: CFP15DCI-POD
ISBN: 978-1-4673-7229-9**

**Copyright © 2015 by the Institute of Electrical and Electronic Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP15DCI-POD
ISBN (Print-On-Demand):	978-1-4673-7229-9
ISBN (Online):	978-1-4673-7228-2

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

NOVEL METHODOLOGY TO IMPROVE MULTI-MODULI ARCHITECTURES FOR BINARY-TO-RNS CONVERSION	1
<i>Hector Pettenghi ; Leonel Sousa ; Jude Angelo Ambrose</i>	
DEFEATING SIMPLE POWER ANALYSIS ATTACKS IN CACHE MEMORIES	7
<i>Madalin Neagu ; Liviu Miclea ; Salvador Manich</i>	
LOW-JITTER DIFFERENTIAL CLOCK DRIVER CIRCUITS FOR HIGH-PERFORMANCE HIGH-RESOLUTION ADCS.....	13
<i>Juan Nunez ; Antonio J. Gines ; Eduardo J. Peralias ; Adoracion Rueda</i>	
INTERCONNECTION COUPLING ON LIGHTLY DOPED SUBSTRATE FOR MILLIMETER WAVE FREQUENCIES.....	17
<i>Vasileios Gerakis ; Alkis Hatzopoulos</i>	
DC-DC CONVERTER POWER STAGE WITH CASCODED TRANSISTORS AND AUTOMATIC DEAD TIME GENERATION	21
<i>I. M. Filanovsky ; J. K. Jarvenhaara ; N. T. Tchamov</i>	
OPERATION AND DESIGN OF VHF SELF-OSCILLATING DC-DC CONVERTER WITH INTEGRATED TRANSFORMER	27
<i>R. Akbar ; I. M. Filanovsky ; J. K. Jarvenhaara ; N. Tchamov</i>	
A COMPLETE VERILOG-A GATE-ALL-AROUND JUNCTIONLESS MOSFET MODEL.....	32
<i>Oana Moldovan ; Francois Lime ; Benjamin Iniguez</i>	
A LOW-POWER FULLY INTEGRATED CMOS RF RECEIVER FOR 2.4-GHZ-BAND IEEE 802.15.4 STANDARD	36
<i>S. Mateos-Angulo ; D. Mayor-Duarte ; S. L. Khemchandani ; J. Del Pino</i>	
A 1.1μA VOLTAGE REFERENCE CIRCUIT WITH HIGH PSRR AND TEMPERATURE COMPENSATION	42
<i>M. Silva Pereira ; Joao E. N. Costa ; M. Santos ; J. Caldinhas Vaz</i>	
UML-BASED SINGLE-SOURCE APPROACH FOR EVALUATION AND OPTIMIZATION OF MIXED-CRITICAL EMBEDDED SYSTEMS	46
<i>P. Penil ; H. Posadas ; J. Medina ; E. Villar</i>	
A WIDE-BAND NOISE-CANCELLING CMOS LNA BASED ON CURRENT CONVEYORS	52
<i>D. Diaz-Chinea ; H. Garcia-Vazquez ; M. San Miguel Montesdeoca ; S. L. Khemchandani ; J. Del Pino</i>	
A CONTROL UNIT MODULE FOR A SCALABLE FLOATING-POINT-UNIT ARCHITECTURE.....	57
<i>Mohamed Amine Boussadi ; Thierry Tixier ; Alexis Landrault ; Jean-Pierre Derutin</i>	
HIGHLY SENSITIVE RF ENERGY HARVESTER USING GATE AND BULK SELF COMPENSATION TECHNIQUES.....	63
<i>Hugo Goncalves ; Jorge Fernandes</i>	
QUANTITATIVE MODELLING OF IMAGE PROCESSING ALGORITHMS FOR HARDWARE IMPLEMENTATION	68
<i>Tomasz Szydzik ; Gustavo M. Callico ; Antonio Nunez</i>	
DEPENDABILITY IN FPGAS, A REVIEW	74
<i>Igor Villalta ; Unai Bidarte ; Julen Gomez-Cornejo ; Jesus Lazaro ; Carlos Cuadrado</i>	
ABOUT THE FUNCTIONAL TEST OF PERMANENT FAULTS IN DISTRIBUTED SYSTEMS	80
<i>A. Vaskova ; M. Portela-Garcia ; C. Lopez-Ongil ; E. Sanchez ; M. Sonza Reorda</i>	
FPGA IMPLEMENTATION OF SVPWM APPROXIMATION	86
<i>Salim Boukaka ; Daniel Massicotte ; Pierre Sicard</i>	
FPGA IMPLEMENTATION OF A LIBRARY OF ADAPTIVE CONTROL LAWS FOR PMSM.....	91
<i>Salim Boukaka ; Hakim Teiar ; Pierre Sicard</i>	
A SELF-TUNED THERMAL COMPENSATION SYSTEM FOR REDUCING PROCESS VARIATION INFLUENCE IN SIDE-CHANNEL ATTACK RESISTANT DUAL-RAIL LOGIC	97
<i>Wei He ; Marc Stottinger ; Eduardo De La Torre ; Veronica Diaz</i>	
IMPLEMENTATION OF A ZERO-SECOND-IF TRANSMITTER FOR WIDE-BAND MILLIMETER-WAVE LINKS	103
<i>Ainhoa Rezola ; Aritz Alonso ; J. F. Sevillano ; Inaki Gurutzeaga ; Roc Berenguer ; Igone Velez</i>	
DESIGN OF A STABLE PULSE GENERATOR SYSTEM BASED ON A RING-VCO PHASE-LOCKED LOOP USING 180NM CMOS TECHNOLOGY	109
<i>G. Blasco ; E. Isern ; E. Martin</i>	
TOWARDS BIO-IMPEDANCE BASED LABS: A REVIEW	115
<i>Pablo Perez-Garcia ; Andres Maldonado ; Alberto Yufera ; Gloria Huertas ; Adoracion Rueda ; Jose Luis Huertas</i>	

OPTIMIZED DPA ATTACK ON TRIVIUM STREAM CIPHER USING CORRELATION SHAPE DISTINGUISHERS.....	121
<i>Erica Tena-Sanchez ; Antonio J. Acosta</i>	
IMPLEMENTATION AND VALIDATION OF AN ANGLE OF ARRIVAL (AOA) DETERMINATION SYSTEM.....	127
<i>Mikel Arenas ; Adam Podhorski ; Saioa Arrizabalaga ; Jon Goya ; Beatriz Sedano ; Jaizki Mendizabal</i>	
MULTI-LEVEL PROBABILISTIC TIMING ERROR RELIABILITY ANALYSIS USING A CIRCUIT DEPENDENT FAULT MAP GENERATION.....	134
<i>Alexandru Amaricai ; Nicoleta Cucu-Laurenciu ; Oana Boncalo ; Joyan Chen ; Sergiu Nimara ; Valentin Savin ; Sorin Cotofana</i>	
ASSESSING APPLICATION AREAS FOR TUNNEL TRANSISTOR TECHNOLOGIES	140
<i>Maria J. Avedillo ; Juan Nunez</i>	
OBSERVABILITY SOLUTIONS FOR IN-FIELD FUNCTIONAL TEST OF PROCESSOR-BASED SYSTEMS	146
<i>J. Perez Acle ; R. Cantoro ; A. T. Hailemichael ; E. Sanchez ; M. Sonza Reorda</i>	
DESIGN OF A FULLY ASYNCHRONOUS IMAGE SENSOR READING SYSTEM.....	152
<i>Amani Darwish ; Leandro M. G. Rocha ; Laurent Fesquet ; Gilles Sicard</i>	
EMBEDDING FAULT LIST COMPRESSION TECHNIQUES IN A DESIGN AUTOMATION FRAMEWORK FOR ANALOG AND MIXED-SIGNAL STRUCTURAL TESTING	157
<i>Ricardo Martins ; Nuno Lourenco ; Nuno Horta ; Nuno Guerreiro ; Marcelino Santos</i>	
A 40.9 μW HIGH SENSITIVITY WAKE-UP RADIO FOR WIRELESS SENSOR NETWORKS USING UNCERTAIN-IF ARCHITECTURE.....	163
<i>Emilio Torres Armas ; Dailos Ramos-Valido ; Sunil L. Khemchandani ; J. Del Pino</i>	
DESIGN OF A WIRELESS POWER TRANSFER RECEIVER WITH AN AD-HOC COIL FOR THE QI STANDARD.....	169
<i>Hector Solar ; Maykel Alonso ; Paul Bustamante ; Christof Giers</i>	
ACCURATE POWER MEASUREMENT TECHNIQUE FOR DIGITAL SYSTEMS USING INDEPENDENT COMPONENT ANALYSIS	174
<i>Siddharth S. Bhargav ; Young H. Cho</i>	
HIGH DYNAMIC RANGE READOUT ARCHITECTURE FOR SPAD ARRAY	180
<i>Rabih Kazma ; Olivier Rossetto ; Gilles Sicard</i>	
HARDWARE IMPLEMENTATION OF A NEW ECC KEY DISTRIBUTION PROTOCOL FOR SECURING WIRELESS SENSOR NETWORKS	184
<i>L. Parrilla ; D. P. Morales ; J. A. Lopez-Villanueva ; J. A. Lopez-Ramos ; J. A. Alvarez-Bermejo</i>	
FAST RADIATION MONITORING IN FPGA-BASED DESIGNS.....	190
<i>C. Leong ; J. Semiao ; M. B. Santos ; I. C. Teixeira ; J. P. Teixeira ; A. J. N. Batista ; B. Goncalves ; J. G. Marques</i>	
PARAMETRIZED ECT PROCESSING OVER FPGA FOR A RECONFIGURABLE APPLICATION	196
<i>E. Castillo ; D. P. Morales ; A. Martinez-Olmos ; D. Alvarez ; L. Parrilla ; A. J. Palma ; F. Navello</i>	
DIGITAL PSEUDORANDOM UNIFORM NOISE GENERATORS FOR ADC HISTOGRAM TEST	202
<i>Jose Domingos Alves ; Guiomar Evans</i>	
COMPACT WIDE-RANGE SINUSOIDAL SIGNAL GENERATOR FOR IN VIVO IMPEDANCE SPECTROSCOPY.....	208
<i>Moustafa Nawito ; Harald Richter ; Joachim N. Burghartz</i>	
PIEZOELECTRIC HARVESTER-BASED SELF-POWERED ADAPTIVE CIRCUIT WITH WIRELESS DATA TRANSMISSION CAPABILITY FOR STRUCTURAL HEALTH MONITORING.....	213
<i>Albert Alvarez-Carulla ; Jordi Colomer-Farrarons ; Jaime Lopez-Sanchez ; Pere Miribel-Catala</i>	
EFFECTS OF CAPACITORS NON-IDEALITIES IN UN-EVEN SPLIT-CAPACITOR ARRAY SAR ADCS	219
<i>Rafaella Fiorelli ; Oscar Guerra ; Rocio Del Rio ; Angel Rodriguez-Vazquez</i>	
DECISION TREE CLASSIFICATION SYSTEM FOR BRAIN CANCER DETECTION USING SPECTROGRAPHIC SAMPLES	223
<i>Inmaculada Dopido ; Cassandra Deniz ; Himar Fabelo ; Gustavo Callico ; Sebastian Lopez ; Roberto Sarmiento ; Diederik Bulters ; Elizabeth Casselden ; Harry Bulstrode</i>	
IMPROVING ROBUSTNESS OF DYNAMIC LOGIC BASED PIPELINES.....	229
<i>Hector J. Quintero ; Maria J. Avedillo ; Juan Nunez</i>	
A LOW POWER CLOCKED INTEGRATED-AND-FIRE MODULATOR FOR UWB APPLICATIONS	233
<i>Iman Kianpour ; Bilal Hussain ; Vitor G. Tavares ; Helio S. Mendonca</i>	

A FAST AND CONFIGURABLE ARCHITECTURE FOR DISCRETE WAVELET PACKET TRANSFORM	237
<i>Mouhamad Chehaitly ; Mohamed Tabaa ; Fabrice Monteiro ; Abbas Dandache</i>	
CONSTRUCTION OF A QUADCOPTER FOR AUTONOMOUS AND TELEOPERATED NAVIGATION.....	243
<i>Victor H. Andaluz ; Fernando A. Chicaiza ; Amparo Meythaler ; David R. Rivas ; Cristian P. Chuchico</i>	
TESTBED ARCHITECTURE AND FRAMEWORK FOR DEBUGGING WIRELESS SENSOR NETWORKS.....	249
<i>Gabriel Mujica ; Jorge Portilla ; Teresa Riesgo</i>	
A CLICK MODULATION AUDIO PLAYER.....	255
<i>Tiago Domingues ; Marcelino Santos ; Goncalo Tavares</i>	
JOINT DECISION-DIRECTED BEAMFORMING AND CHANNEL EQUALIZATION APPROACH FOR OFDM SYSTEMS.....	261
<i>Chih-Feng Wu ; Chun-Hung Chen</i>	
SYSTEM LEVEL METHODOLOGY BASED ON VIPPE APPLIED TO THE IMPLEMENTATION OF A SCALABLE VIDEO DECODER ON THE ZYNQ PLATFORM	266
<i>Abelardo Baez Quevedo ; Gustavo M. Callico ; Sebastian Lopez ; Jose Lopez ; Roberto Sarmiento ; Alejandro Nicolas ; Pablo Sanchez ; Eugenio Villar</i>	
COMPARISON OF DESIGN STYLES FOR TOP-GATE BOTTOM-CONTACT OTFTS	272
<i>Mohammad Mashayekhi ; Simon Ogier ; Tim Pease ; Lluís Teres ; Au Carrabina</i>	
SMART ORCHARD IRRIGATION SYSTEM	281
<i>Jucilene De Medeiros Siqueira ; Jose Machado Da Silva ; Teresa Afonso Do Paco</i>	
IMPROVING THE EFFICIENCY OF A 2:1 SC DC-DC CONVERTER USING THE PARASITIC CAPACITANCES	287
<i>Ricardo Madeira ; Nuno Paulino</i>	
A LOW VOLTAGE LOW POWER TEMPERATURE SENSOR USING A 2ND ORDER DELTA-SIGMA MODULATOR.....	292
<i>Filipe Quendera ; Nuno Paulino</i>	
DIGITAL SLIDING MODE CONTROL WITH NON-LINEAR ADC	298
<i>Bruno Jacinto ; Marcelino Santos</i>	
DESIGN OF A HIGH EFFICIENCY GAN-HEMT RF POWER AMPLIFIER	304
<i>Nagavenkat K. Gaddam ; Jose Machado Da Silva</i>	
A COMPARISON OF CAD TOOLS FOR THE STUDY OF NANOELECTRONIC DEVICES, CIRCUITS AND SYSTEMS.....	310
<i>Jose M. De La Rosa</i>	
A SERIAL PORT BASED DEBUGGING TOOL TO IMPROVE LEARNING WITH ARDUINO	314
<i>Yago Torroja ; Alejandro Lopez ; Jorge Portilla ; Teresa Riesgo</i>	
AN AMPLIFIER AND CAPACITOR SHARING TECHNIQUE USING RECYCLING FOLDED CASCODE OPERATIONAL AMPLIFIER WITH APPLICATIONS IN MDAC OF CMOS PIPELINED ADC	318
<i>Denis Rogerio Da Silva ; Nobuo Oki</i>	
COORDINATION OF ELECTRONICS COURSES OF THE MASTER DEGREE IN INDUSTRIAL ENGINEERING BY MEANS OF A QUALITY ASSURANCE SYSTEM.....	322
<i>J. M. Carrillo ; R. Perez-Aloe ; J. L. Ausin ; J. F. Duque ; P. Carmona</i>	
TOWARDS PROJECT-BASED LEARNING APPLIED TO THE ELECTRONIC ENGINEERING STUDIES	326
<i>D. P. Morales ; E. Castillo ; L. Parrilla ; A. Garcia ; A. Otin</i>	
Author Index	