

2015 IEEE 17th Electronics Packaging and Technology Conference (EPTC 2015)

**Singapore
2 – 4 December 2015**



IEEE Catalog Number: CFP15453-POD
ISBN: 978-1-4673-7270-1

**Copyright © 2015 by the Institute of Electrical and Electronic Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP15453-POD
ISBN (Print-On-Demand):	978-1-4673-7270-1
ISBN (Online):	978-1-4673-7269-5

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

EVALUATION OF THE CORROSION PERFORMANCE OF CU-AL INTERMETALLIC COMPOUNDS AND THE EFFECT OF PD ADDITION	1
<i>A. B. Y. Lim ; W. J. Neo ; O. Yauw ; B. Chylak ; C. L. Gan ; Z. Chen</i>	
PLASMA ENHANCED ATOMIC LAYER DEPOSITION BY MEANS OF AN ANODE LAYER ION SOURCE FOR ELECTRONICS PACKAGING APPLICATIONS.....	6
<i>V. Bellido-Gonzalez ; D. Monaghan ; B. Daniel ; H. Li ; F. Papa ; K. Kroehnert ; O. Ehrmann ; K. D. Lang ; P. Mackowiak ; H. D. Ngo</i>	
HIPIMS IN FULL FACE EROSION CIRCULAR CATHODE FOR SEMICONDUCTOR APPLICATIONS.....	11
<i>V. Bellido-Gonzalez ; F. Papa ; A. Azzopardi ; J. Brindley ; H. Li ; A. Vetushka ; K. Kroehnert ; O. Ehrmann ; K. D. Lang ; P. Mackowiak ; I. Fernandez ; A. Wennberg ; H. D. Ngo</i>	
ENHANCED PACKAGE ON PACKAGE WITH CORELESS SUBSTRATE OPTIMAL DESIGN EVALUATION	16
<i>V. Lin ; K. Liu ; N. Kao ; D. S. Jiang</i>	
RESIDUAL STRESS EVALUATION OF FLIP-CHIP BONDING WITH NON-CONDUCTIVE FILMS ON ORGANIC SUBSTRATE AND SILICON INTERPOSER BY PIEZO-SENSOR EMBEDDED TEST ELEMENT GROUP CHIPS	22
<i>T. Enami ; K. Nanami ; O. Horiuchi ; Y. G. Han ; H. Tomokage</i>	
WAFER LEVEL CSP WITH ULTRA-HIGH THERMAL RELIABILITY LEAD-FREE ALLOYS	28
<i>M. Ribas ; G. Lim ; R. T. Bumagat ; A. Kumar ; D. Kosuri ; P. Augustine ; P. Choudhury ; R. R. Rangaraju ; S. Telu ; S. Sarkar ; M. Sobczak ; B. Singh</i>	
A METHODOLOGY FOR PACKAGE TO TEST INTERACTION STUDY	34
<i>H. G. Tan ; L. P. Ng ; J. Huang ; A. Yeo</i>	
DYNAMIC SIMULATION OF DIE PICKUP FROM WAFER TAPE BY A MULTI-DISC EJECTOR USING PEEL-ENERGY TO PEEL-VELOCITY COUPLING	38
<i>S. Behler</i>	
ELECTRICAL TRANSMISSION CHARACTERISTICS OF DIFFERENTIAL TSV STRUCTURES IN 3D TSV PACKAGING	43
<i>M. Zhen ; Y. Yuepeng ; W. Chen ; Z. Xingcheng ; L. Mou</i>	
TSV VIA LAST ETCH INTEGRATION CHALLENGES AND ETCH OPTIMIZATION	47
<i>W. L. Loh ; Q. Ren ; K. J. Chui</i>	
INFLUENCE OF INDIUM AND ZINC OXIDE NANO-PARTICLES ON PROPERTIES OF SAC0307-XIN-YZNO LEAD-FREE SOLDER PASTE	50
<i>N. Meesathien ; S. Makoto ; T. Ariga ; K. Kanlayasiri</i>	
FARADAY CAGE FOR EMC IMPROVEMENT OF ELECTRONIC DEVICES	56
<i>S. Kumar ; R. Bhooshan ; S. Varshney ; C. Verma ; L. Gideon</i>	
A STUDY BALANCING PHYSICAL PROPERTIES FOR AN OPTIMIZED THERMAL INTERFACE MATERIAL	59
<i>L. Larson ; X. D. Wang ; Y. Tang ; A. Zambova</i>	
CU-CU BONDING BY AG NANOSTRUCTURE AT LOW TEMPERATURE OF 180 °C.....	64
<i>Z. Liu ; Q. Wang ; J. Cai ; G. Zou ; L. Liu ; D. Shen ; L. Tan</i>	
TSV CMP PROCESSES ON BONDED WAFERS	68
<i>Y. Mao ; Q. Ren ; W. L. Loh</i>	
APPLICATION OF LASER DOPPLER VIBROMETER FOR WIRE BOND CAPILLARY QUALITY EVALUATION.....	71
<i>Y. Kai ; O. C. Ho ; A. Yeo</i>	
SILICONE SOFT AND TRANSPARENT LAYER FOR WAFER-LEVEL FABRICATION OF OPTICAL APPLICATIONS.....	76
<i>T. Seldrum ; C. Yeakle ; R. Fischer ; M. Hyer ; V. Delsuc</i>	
CONFORMABLE BODY PATCHES FOR ULTRASOUND APPLICATIONS	80
<i>S. Joshi ; S. Yazadi ; V. Henneken ; R. Dekker ; R. Sanders</i>	
FLUX CHALLENGES IN FLIP-CHIP DIE-ATTACH	84
<i>S. Lim ; J. Chou ; M. Durham ; A. Mackie</i>	
RF MODELING AND OPTIMIZATION OF END-LAUNCH SMA TO TRACE TRANSITION	89
<i>H. Zha ; D. Lu ; W. Wang ; F. Lin</i>	
SIMULATION OF ELECTRONIC CIRCUIT SENSITIVITY TOWARDS HUMIDITY USING ELECTROCHEMICAL DATA ON WATER LAYER	93
<i>S. Joshy ; V. Verdingovas ; M. Jellesen ; R. Ambat</i>	
FLUXLESS PACKAGING OF AN IMPLANTABLE MEDICAL DEVICE FOR TRANSCORNEAL ELECTRICAL STIMULATION.....	98
<i>F. Le ; J. C. C. Lo ; X. Qiu ; S. W. R. Lee ; X. Li ; C. Y. Tsui ; W. H. Ki</i>	
EFFECT OF THIRD ELEMENT ADDITION ON JOINT STRENGTH OF LOW-AG LEAD-FREE SOLDER	103
<i>K. Kobayashi ; I. Shohji ; M. Yamashita</i>	
DEVELOPMENT OF HIGH RELIABILITY LEAD-FREE SOLDER JOINT DISPERSED IMC PILLAR.....	108
<i>Y. Hayashi ; I. Shohji ; Y. Nakata ; T. Hashimoto</i>	

CURRENT CARRY CAPACITY CHARACTERIZATION FOR HIGH PERFORMANCE SYSTEM ON CHIP PACKAGES	112
<i>N. H. Ying ; W. W. Weng</i>	
EVALUATION OF SELF-ANNEALING BEHAVIOR OF ELECTRODEPOSITED SILVER FILM BY EBSF ANALYSIS	115
<i>Y. Hayashi ; I. Shohji ; H. Miyazawa</i>	
EVALUATION OF BIODEGRADABLE COATING ON THE STIFFNESS CONTROL OF THE POLYIMIDE-BASED PROBE USED IN NEURAL DEVICES	119
<i>K. L. Tan ; W. Chen ; R. Damalerio ; R. Lim ; S. Chungpaiboonpatana ; M. Y. Cheng</i>	
THERMAL MANAGEMENT SOLUTIONS AND DESIGN GUIDELINES FOR SILICON BASED PHOTONIC INTEGRATED MODULES	123
<i>G. Tang ; C. Li ; X. Zhang ; D. M. Rhee</i>	
THE IMPACT OF PROCESS SEQUENCE ON THE QUALITY OF PRESSURIZED SINTERED SILVER JOINTS	129
<i>W. Ng ; K. Kumagai ; K. Sweatman ; T. Nishimura</i>	
EVALUATION OF INFLUENCING FACTORS ON THE HEAVY WIRE BONDABILITY OF PLASMA PRINTED COPPER STRUCTURES	134
<i>C. Kaestle ; T. Losch ; J. Franke</i>	
ROBUST PACKAGING SOLUTIONS THROUGH INNOVATIVE DESIGNS IN CLIP-QFN	140
<i>R. Samson ; R. A. Camenforte ; L. Duldulao</i>	
STUDY OF CONDUCTOR SURFACE ROUGHNESS IMPACT ON PACKAGE INSERTION LOSS	143
<i>H. L. Lo ; B. E. Cheah</i>	
EFFECTIVE PHYSICAL-BASED PROPAGATION DELAY CALCULATION METHOD FOR HIGH-SPEED TRANSCEIVERS IN HIGH-DENSITY FPGA PACKAGES	147
<i>C. Z. Tan ; X. Jiang ; Y. H. Yew</i>	
MOLD-FLOW STUDY FOR DIFFERENT BUMP HEIGHT, BUMP PITCH AND DIE SIZE IN FCCSP WITH MOLDED UNDERFILL TECHNOLOGY	152
<i>F. Yen ; L. Hung ; N. Kao ; D. S. Jiang</i>	
MICRO-CHANNEL HEAT SINK WITH MULTIPLE INTERACTIVE PRESSURE-DRIVEN OR ELECTRO-OSMOTIC FLOWS	158
<i>Y. Han ; B. L. Lau ; G. Tang ; X. Zhang</i>	
MINIATURIZATION OF BIO-FLUIDIC PACKAGE FOR POINT-OF-CARE DIAGNOSTIC	163
<i>H. H. Yuan ; L. T. Yoon ; D. M. Zhi ; C. Jaehoon ; D. R. Minwoo</i>	
CHIP TO CHIP INTERCONNECTION FOR SYSTEM IN PACKAGING USING CU STUD BUMP	167
<i>K. Muniandy ; N. Khan ; F. C. Seng ; C. Lo ; L. M. Rong</i>	
COMPONENT EMBEDDING PLATFORM FOR THIN PROFILE SIP, POP AND FAN-OUT WLP	170
<i>R. Tuominen ; A. Gowda ; P. McConnelee</i>	
DEVELOPMENT OF SiC POWER MODULE USING 70µM SINGLE METAL LAYER SUBSTRATES	176
<i>H. H. Yuan ; N. Jaafar ; S. Dexter Velez ; L. J. Bum ; Y. Y. Wei ; D. R. M. Woo</i>	
AN EFFICIENT SINGLE PHASE LIQUID COOLING SYSTEM FOR MICROELECTRONIC DEVICES WITH HIGH POWER CHIP	180
<i>G. Tang ; Y. Han ; B. L. Lau ; X. Zhang ; D. M. Rhee</i>	
ASSESSMENT ON PALLADIUM-COATED COPPER WIRE BONDING FOR 28NM CU/LOW-K CHIPS: AL BOND PAD AND NIPD BOND PAD	186
<i>L. C. Wai ; D. Mariyappan ; C. G. Koh ; T. C. Chai</i>	
INTERFACIAL REACTION AND THERMAL AGEING OF BALL AND STITCH BONDS	192
<i>S. Murali ; V. Sureshkumar ; L. M. Wan ; T. C. Wei ; Z. Xi</i>	
DEGRADATION MECHANISM OF CUPD WIRE IN HIGH TEMPERATURE HERMETICALLY SEALED ELECTRONICS	198
<i>K. Y. Au ; X. Zhang ; Z. H. Chen ; T. S. Riches</i>	
INTERFACIAL REACTION AND RELIABILITY OF HIGH TEMPERATURE DIE ATTACH SOLDERS FOR POWER ELECTRONICS	205
<i>L. J. Bum ; H. H. Yuan ; P. W. Chih ; R. M. W. Daniel</i>	
SIMULATION AND TESTING FOR DROP IMPACT RELIABILITY OF 3D EWLP	209
<i>Z. Chen ; B. Y. Jung ; S. P. S. Lim ; D. S. W. Ho ; X. Zhang</i>	
CO-PROCESS TECHNOLOGY OF THE TSV AND EMBEDDED IC FOR 3D HETEROGENEOUS IC INTEGRATION	215
<i>J. M. Yook ; S. R. Kim ; W. C. Lee ; D. S. Kim ; J. C. Kim</i>	
STUDY ON POWER CYCLING RELIABILITY OF POWER MODULE WITH SINGLE METAL LAYER FLEXIBLE SUBSTRATE BY FINITE ELEMENT ANALYSIS	219
<i>Z. Chen ; H. Y. Hwang ; N. Jaafar ; D. M. W. Rhee</i>	
IMPROVING HIGH-SPEED SIGNAL TRANSMISSION LOSS BY LOW CONDUCTOR SURFACE ROUGHNESS	226
<i>M. F. Jhong ; P. C. Pan ; H. H. Cheng ; C. C. Wang</i>	
FABRICATION OF PACKAGE LEVEL SILICON MICRO-COOLER FOR ELECTRONICS COOLING	230
<i>B. L. Lau ; Y. Han ; G. Yue ; Z. Lu ; Z. Xiaowu</i>	
DEVELOPMENT OF A JET-BASED SI MICRO-COOLER WITH MULTIPLE DRAINAGE MICRO-TRENCHES	237
<i>Y. Han ; B. L. Lau ; G. Tang ; X. Zhang</i>	

IMPACT OF BACKSIDE PROCESSING ON C-V CHARACTERISTICS OF TSV CAPACITORS IN 3D STACKED IC PROCESS FLOWS	242
<i>J. De Vos ; A. Stucchi ; A. Jourdain ; E. Beyne ; J. Patel ; K. Crook ; M. Carruthers ; J. Hopkins ; H. Ashraf</i>	
ROOM TEMPERATURE DIRECT CU-CU BONDING WITH ULTRAFINE PITCH CU PADS	246
<i>Z. Liu ; J. Cai ; Q. Wang ; H. Jin ; L. Tan</i>	
2.5D IC FAULT ISOLATION USING THE TIME DOMAIN REFLECTOMETRY ANALYSIS	250
<i>S. H. Lee ; Y. H. Hsiao ; P. F. Yang</i>	
PACKAGE-ON-PACKAGE (POP) WARPAGE CHARACTERISTIC AND REQUIREMENT	255
<i>W. K. Loh ; R. Kulterman ; T. Purdie ; H. Fu ; M. Tsuriya</i>	
ANALYSIS OF ENEPIG BOND PAD PEEL-OFF AFTER WIRE BONDING.....	260
<i>L. E. Khoong ; T. K. Gan</i>	
CHIP-ON-BOARD PACKAGING OF HIGH-SPEED OPTICAL TRANSCEIVER APPLYING SILICON PHOTONICS INTEGRATED CHIPS.....	265
<i>D. W. Kim ; A. L. E. Jin ; J. L. T. Yang ; R. M. Kumarasamy ; P. L. G. Qiang</i>	
DEVELOPMENT OF HIGHLY EFFICIENT 5GHZ-BAND CMOS CLASS-E POWER AMPLIFIER MODULE	269
<i>K. Eto ; K. Takemoto ; H. Kanaya</i>	
MODELING AND DESIGN SOLUTIONS TO OVERCOME WARPAGE CHALLENGE FOR FAN-OUT WAFER LEVEL PACKAGING (FO-WLP) TECHNOLOGY	272
<i>F. X. Che ; D. Ho ; M. Z. Ding ; X. Zhang</i>	
ADVANCED WAFER LEVEL TECHNOLOGY: ENABLING INNOVATIONS IN MOBILE, IOT AND WEARABLE ELECTRONICS	280
<i>S. W. Yoon ; B. Petrov ; K. Liu</i>	
ACHIEVING ACCURATE ELECTRO-OPTICAL-THERMAL MEASUREMENTS OF HIGH-POWER LEDS.....	285
<i>T. K. Law ; F. Lim ; Y. Li ; J. W. R. Teo ; Z. M. Tai</i>	
COMPACT THERMAL MODELLING OF PACKAGES CONTAINING MULTIPLE DEVICES	292
<i>T. Torzewicz ; A. Czerwonec ; M. Janicki ; A. Napieralski</i>	
FULL 300 MM ELECTRICAL CHARACTERIZATION OF 3D INTEGRATION USING HIGH ASPECT RATIO (10:1) MID-PROCESS THROUGH SILICON VIAS	297
<i>F. Gaillard ; T. Mourier ; L. Religieux ; D. Bouchu ; C. Ribiere ; S. Minoret ; M. Gottardi ; G. Romero ; V. Mevellec ; C. Aumont</i>	
SILICON CAP STRUCTURE DEVELOPMENT AND MICROASSEMBLY FOR FORWARD TACTILE SENSING IN ENDOVASCULAR GUIDEWIRE INTERVENTION	303
<i>R. Lim ; E. L. Tan ; K. L. Tan ; W. Chen ; R. Damalerio ; M. Y. Cheng</i>	
TEMPERATURE CYCLING AGING STUDIES OF ZN-BASED SOLDERS FOR HIGH-TEMPERATURE APPLICATIONS.....	307
<i>M. V. Uvarajan ; L. H. Lim ; M. H. Goh ; F. L. Ng ; W. C. Pan</i>	
ENABLING PRE-ASSEMBLY PROCESS OF 3D WAFERS WITH HIGH TOPOGRAPHY AT THE BACKSIDE	312
<i>A. Podpod ; C. Demeurisse ; F. Inoue ; J. Duval ; J. Visker ; J. De Vos ; K. Rebibis ; R. A. Miller ; G. Beyer ; E. Beyne</i>	
THERMAL COMPRESSION BONDING OF 20 μM PITCH MICRO BUMPS WITH PRE-APPLIED UNDERFILL - PROCESS AND RELIABILITY	317
<i>T. Wang ; J. De Messemaker ; V. Cherman ; A. C. C. Kay ; F. Cadacio ; M. Matterné ; V. Simons ; M. Van De Peer ; A. Lesniewska ; O. V. Pedreira ; C. Gerets ; K. J. Rebibis ; E. Beyne</i>	
STUDY OF BARRIER LAYER THICKNESS EFFECT FOR THE MICRO-BUMP	322
<i>H. Y. Li ; N. B. Jaafar ; M. I. B. E. Sam ; K. L. T. Shee ; W. L. Yin ; C. K. Jien</i>	
DEVELOPMENTS OF FIWLP/WLCSP TECHNOLOGY BASED ON ENHANCED DIELECTRIC MATERIAL AND OPTIMIZED DESIGN OPTIONS	328
<i>J. Campos ; V. Chatinho</i>	
BREAKTHROUGH DEVELOPMENT OF NEW DIE ATTACH METHOD WITH HIGH CONDUCTIVE WAFER BACK COATING	332
<i>C. E. Tan ; K. Naoya ; Y. S. Lee ; K. Tan</i>	
RESOLVING KEY MANUFACTURING CHALLENGES IN FLIP CHIP QFN PACKAGE.....	337
<i>J. R. Baello ; J. Colte ; R. Quiazon</i>	
THERMAL RESISTANCE MEASUREMENT OF DISCRETE CAPACITORS	341
<i>Z. Sarkany ; G. Farkas ; M. Rencz</i>	
PACKAGING INDUCED STRESS EFFECTS INVESTIGATIONS ON 40NM CMOS TECHNOLOGY NODE: MEASUREMENTS AND OPTIMIZATION OF DEVICE SHIFTS	346
<i>K. A. Ewuame ; P. O. Bouchard ; V. Fiori ; S. Gallois-Garreignot ; K. Inal ; C. Tavernier</i>	
MITIGATION OF WARPAGE FOR LARGE 2.5D THROUGH SILICON INTERPOSER (TSI) PACKAGE ASSEMBLY	352
<i>M. Z. Ding ; Z. Chen ; S. P. S. Lim ; V. S. Rao ; J. K. Lin</i>	
A NEW CONFIGURABLE SINTERED INTERCONNECT QFN PACKAGE FOR HIGH PERFORMANCE, HIGH LEAD COUNT AND LOW COST APPLICATIONS	358
<i>M. Nachnani ; P. Rogren ; Y. Sun</i>	
CONFIGURABLE SINTERED INTERCONNECT (CSI) DAP-LESS QFN PACKAGE FOR HIGH THERMAL PERFORMANCE APPLICATION	362
<i>M. Nachnani ; P. Rogren ; Y. Sun</i>	
A LOW-TEMPERATURE TEMPORARY LAMINATION AND LASER DEBONDING TECHNOLOGY TO ENABLE COST-EFFECTIVE FABRICATION OF A THROUGH-GLASS-VIA (TGV) INTERPOSER ON A PANEL SUBSTRATE.....	368
<i>A. Lee ; J. Su ; B. Huang ; D. Bai ; W. W. Shen ; H. H. Chang ; C. W. Chiang</i>	

LOW-ORDER MODEL-BASED FEEDFORWARD FOR HIGH-SPEED JITTER-FREE TRAY INDEXING APPLICATIONS.....	373
<i>S. L. Chen ; X. Li ; C. S. Teo ; K. K. Tan</i>	
ELECTRICAL TRANSMISSION CHARACTERISTICS OF VERTICAL TRANSITION WITH THROUGH SILICON VIAS (TSVS) IN 3D DIE STACK	378
<i>K. F. Chang ; R. Weerasekera ; S. S. Bhattacharya</i>	
PROCESS INTEGRATION AND CHALLENGES OF THROUGH SILICON VIA (TSV) ON SILICON-ON INSULATOR (SOI) SUBSTRATE FOR 3D HETEROGENEOUS APPLICATIONS.....	382
<i>G. K. Lau ; J. Soon ; H. Y. Li ; K. Chui ; Y. Mingbin</i>	
MICROBALL AND THICKER CU PAD: A SUBSTRATE SOLUTION FOR BETTER PACKAGE RELIABILITY AND ROBUSTNESS ON BUMPED DEVICES	386
<i>J. R. Tulas ; T. Taloban</i>	
DEVELOPMENT OF FLUXLESS FLIP CHIP REFLOW PROCESS FOR HIGH DENSITY FLIP CHIP INTERCONNECT	392
<i>S. P. S. Lim ; M. Z. Ding ; J. K. Lin ; V. S. Rao</i>	
THERMOCOMPRESSION FLIP CHIP BONDING OPTIMIZATION FOR PRE-APPLIED UNDERFILL.....	398
<i>H. Clauberg ; A. Rezvani ; D. Buerge ; T. Colosimo ; G. Frick ; O. Yauw ; T. Strothmann ; B. Chylak</i>	
MECHANISM OF MOLDABLE UNDERFILL(MUF) PROCESS FOR FAN-OUT WAFER LEVEL PACKAGING	402
<i>L. Bu ; F. X. Che ; M. Z. Ding ; S. C. Chong ; X. W. Zhang</i>	
STRUCTURAL DESIGN GUIDELINE FOR CU PILLAR BUMP RELIABILITY IN SYSTEM IN PACKAGES MODULE	408
<i>M. K. Shih ; P. C. Hong</i>	
NO PUMPING AT 450 °C WITH ELECTRODEPOSITED COPPER TSV	412
<i>K. Kondo ; S. Mukahara ; M. Yokoi ; J. Onuki</i>	
SOLDER PASTE CORROSIVITY ASSESMENT: BONO TEST	416
<i>C. Puechagut ; A. M. Laugt ; E. Guene ; R. Anisko</i>	
MATERIAL AND PROCESS TRENDS FOR MOVING FROM FOWLP TO FOPLP	424
<i>T. Braun ; S. Voges ; M. Topper ; M. Wilke ; M. Wohrmann ; U. Maab ; M. Huhn ; K. F. Becker ; S. Raatz ; J. U. Kim ; R. Aschenbrenner ; K. D. Lang ; C. O'Connor ; R. Barr ; J. Calvert ; M. Gallagher ; E. Iagodkine ; T. Aoude ; A. Politis</i>	
AN ALTERNATIVE 3D PACKAGING ROUTE THROUGH WAFER RECONSTRUCTION.....	430
<i>F. Cadacio ; T. Wang ; A. Salahouelhadj ; G. Capuz ; C. Gerets ; G. Potoms ; R. Verwoerd ; K. J. Rebibis ; G. Beyer ; A. Miller ; E. Beyne ; E. Brouwer</i>	
ELECTROMIGRATION STUDY OF SNCU0.7 SOLDER JOINTS WITH AG ADDED BY DIFFERENT METHODS.....	435
<i>Z. Zhu ; H. Sun ; Y. c. Chan ; F. Wu</i>	
ELECTROMIGRATION RELIABILITY AND MORPHOLOGIES OF CU PILLAR WITH MICROBUMP UNDER HIGH CURRENT DENSITY STRESSING	440
<i>H. Y. Hsiao ; J. K. Lin</i>	
DEVELOPMENT OF COMPLIANT CU PILLAR FOR FLIP CHIP PACKAGE.....	444
<i>B. Y. Jung ; F. X. Che ; J. K. Lin</i>	
EWLB AND THE CHALLENGE OF METAL BURR AT DIE EDGES.....	448
<i>E. O'Toole ; J. Campos ; S. Kroehnert</i>	
COOL SUBSTRATE FOR 2.5D ASSEMBLY	452
<i>C. Lin ; N. Wang ; J. Tan</i>	
VALIDATION OF NEW APPROACH OF MODELLING TRACES BY MAPPING MECHANICAL PROPERTIES FOR A PRINTED CIRCUIT BOARD MECHANICAL ANALYSIS	459
<i>V. K. Yaddanapudi ; S. Krishnaswamy ; R. Rath ; R. Gandhi</i>	
THE IMPACT OF HIGH GLASS TRANSITION TEMPERATURE OF MOLDING COMPOUNDS ON POWER PACKAGE WARPAGE AND STRESS PERFORMANCE	464
<i>D. Ge ; N. R. Subramanian ; K. S. Yong ; M. Y. Foo ; S. L. Gan</i>	
CU WIRE STITCH BOND RELIABILITY STUDY UNDER HIGH TEMPERATURE STORAGE	470
<i>W. Miao</i>	
2.5D PACKAGING SOLUTION - FROM CONCEPT TO PLATFORM QUALIFICATION	474
<i>J. Oswald ; C. Goetze ; S. Gao ; S. Gong ; J. B. Tan ; R. Reed ; Y. Kim</i>	
EFFECTS OF SOLDER ALLOY COMPOSITIONS ON MICROSTRUCTURE AND RELIABILITY OF DIE-ATTACH SOLDER JOINTS FOR AUTOMOTIVE APPLICATIONS	481
<i>W. Liu ; N. C. Lee ; P. Bachorik ; C. LaBarbera</i>	
CREEP BEHAVIOR OF INNOLOT SOLDER ALLOY USING SMALL LAP-SHEAR SPECIMENS.....	488
<i>Q. B. Tao ; L. Benabou ; K. L. Tan ; J. M. Morelle ; F. Ben Ouezdou</i>	
COMPARISON OF PROPERTIES OF THERMO-COMPRESSION BONDED 3D STACKS USING A LIQUID AND A DRY-FILM WAFER LEVEL UNDERFILLS	494
<i>F. F. C. Duval ; T. Wang ; G. Capuz ; C. Gerets ; R. A. Miller ; K. J. Rebibis ; E. Beyne</i>	
ELECTRICALLY CONDUCTIVE ADHESIVES FOR DEMANDING TEMPERATURE CYCLING ENVIRONMENT WITH WATER IMMERSIONS.....	500
<i>S. Lahokallio ; J. Kiilunen ; L. Frisk</i>	
ROOM-TEMPERATURE ULTRASONIC-BONDING CHARACTERISTICS OF COMPLIANT MICRO-BUMP INVESTIGATED BY EX-SITU AND IN-SITU MEASUREMENTS	506
<i>K. Iwanabe ; K. Nakadozono ; Y. Senda ; T. Asano</i>	

IMPACT OF DIFFERENT DEVELOPER CONCENTRATIONS FOR ADVANCED PACKAGING PHOTOLITHOGRAPHY	511
<i>S. S. S. Boon ; S. S. Ann ; K. J. Chui ; M. Yu</i>	
PROCESS AND CHALLENGES OF ULTRA-THICK SPIN-ON PHOTORESIST	515
<i>S. W. Ho ; S. A. Sek ; B. L. Lau ; V. S. Rao ; T. C. Chai</i>	
CHARACTERIZATION OF HYBRID UNDERFILL FOR LOW-TEMPERATURE PROCESS APPLICABLE TO FLEXIBLE SUBSTRATE	520
<i>J. Son ; Y. s. Eom ; K. s. Choi ; H. Lee ; H. c. Bae ; J. h. Lee</i>	
ADVANCED WIRE BONDING TECHNOLOGY FOR AG WIRE.....	524
<i>A. Shah ; T. Rockey ; H. Xu ; I. Qin ; W. Jie ; O. Yauw ; B. Chylak</i>	
DELPHI STYLE EXTRACTION AND VALIDATION OF COMPACT MODEL FOR A MULTICHIP MODULE PACKAGE	532
<i>V. K. Yaddanapudi ; A. A. Kulkarni ; A. Adhiya ; M. Nagulapally ; D. Tan</i>	
CHARACTERIZATION OF PRESSURE-LESS AG SINTERING ON NI/AU SURFACE.....	538
<i>L. J. Bum ; A. J. Li ; H. H. Yuan ; P. W. Chih ; Y. L. Xin ; R. M. W. Daniel</i>	
STACKING OF 3D CAPACITOR DIES IN A QFN PACKAGE FOR A COMPACT AND RELIABLE COMPONENT FOR MEDICAL APPLICATIONS	542
<i>S. Borel ; P. Descours ; B. Goubault ; M. Pommier ; N. David ; R. Franiatte ; S. Yon ; G. Parat ; G. Simon ; C. Bunel</i>	
ENHANCE TCOB LIFE FOR WAFER LEVEL PACKAGE WITH A NEW LEADFREE SOLDER ALLOY	548
<i>X. Zhang ; W. Z. Goh ; K. s. Wong ; D. Yap ; K. y. Goh</i>	
A COST MODEL ANALYSIS COMPARING VIA-MIDDLE AND VIA-LAST TSV PROCESSES	553
<i>K. J. Chui ; H. Y. Li ; K. F. Chang ; S. Bhattacharya ; M. Yu</i>	
NEXT GENERATION IMAGE SENSOR VIA DIRECT HYBRID BONDING.....	557
<i>L. Benaissa ; L. Di Cioccio ; Y. Beilliard ; P. Coudrain ; S. Dominguez ; V. Balan ; T. Enot ; B. Imbert ; L. Millet ; S. Chevobbe</i>	
3D PACKAGE FAILURE ANALYSIS CHALLENGE AND SOLUTION	560
<i>F. Chao ; L. Xiaomin ; J. Kow</i>	
MODELING OF THE STICK-SLIP EFFECT IN HEAVY COPPER WIRE BONDING TO DETERMINE AND REDUCE TOOL WEAR	564
<i>A. Unger ; W. Sextro ; T. Meyer ; P. Eichwald ; S. Althoff ; F. Eacock ; M. Brokelmann ; M. Hunstig ; K. Guth</i>	
TEMPERATURE CYCLING OF LOW VOLTAGE MOTOR DRIVES	568
<i>J. Pippola ; J. Kiilunen ; L. Frisk</i>	
MODELING AND SIMULATION OF THE ULTRASONIC WIRE BONDING PROCESS	573
<i>T. Meyer ; A. Unger ; S. Althoff ; W. Sextro ; M. Brokelmann ; M. Hunstig ; K. Guth</i>	
3D INTEGRATION TECHNOLOGY USING W2W DIRECT BONDING AND TSV FOR CMOS BASED IMAGE SENSORS.....	577
<i>N. P. Pham ; N. Tutunjyan ; D. Volkaerts ; L. Peng ; G. Jamison ; D. S. Tezcan</i>	
HIGH VOLUME EMI-SHIELDING PROCESS FOR LGA AND BGA COMPONENTS	582
<i>J. Pettit ; A. Law ; A. Brewer ; J. Moore</i>	
THERMAL CYCLING RELIABILITY ANALYSIS OF AN ANISOTROPIC CONDUCTIVE ADHESIVE ATTACHED LARGE-AREA CHIP WITH AREA ARRAY CONFIGURATION.....	588
<i>J. Kiilunen ; S. Lahokallio ; L. Frisk</i>	
BOND TOOL LIFE IMPROVEMENT FOR LARGE COPPER WIRE BONDING.....	594
<i>T. Xu ; T. Walker ; R. Chen ; J. Fu ; C. Luechinger</i>	
INVESTIGATION OF KEY FACTORS IN THERMAL COMPRESSION (TCB) NCF BONDING PROCESS	599
<i>L. Yang ; D. Tian ; Y. M. Cheung ; M. Li</i>	
APPLICATION OF COPPER NANOPARTICLES AS DIE ATTACHMENT FOR HIGH POWER LED	604
<i>B. H. Lee ; M. Z. Ng ; A. A. Zinn ; C. L. Gan</i>	
HIGH-LEAD DIE ATTACH PRINTING PASTE FOR POWER PACKAGE ASSEMBLY	609
<i>Z. Ruifen ; B. J. A. Mesa ; T. K. Wei</i>	
STUDY ON FAILURE MODE AND MECHANISM OF BOND PAD UNDER CU BALL BONDING PROCESS USING WIRE PULL TEST AND FINITE ELEMENT MODELING	615
<i>F. X. Che ; L. C. Wai ; H. Y. Hsiao ; T. C. Chai</i>	
SIMULATION AND EVALUATION OF THERMAL MECHANICAL RELIABILITY OF 3D-TSV STACK WITH VISCOELASTIC UNDERFILL.....	621
<i>Q. Zeng ; Y. Guan ; F. Su ; J. Chen ; Y. Jin</i>	
LEAD FINGER OPTIMIZATION DUE TO VIBRATION DURING ASSEMBLY PROCESS AND TRANSPORTATION	626
<i>Y. Yang ; Y. Mohamad ; W. S. Ping</i>	
HIGH TEMPERATURE RESISTANT NI-SN TRANSIENT LIQUID PHASE SINTERING BONDING FOR NEW GENERATION SEMICONDUCTOR POWER ELECTRONIC DEVICES.....	631
<i>H. Feng ; J. Huang ; J. Zhang ; X. Zhai ; X. Zhao ; S. Chen</i>	
A METHOD TO FORM SI RECESS FOR GE SELECTIVE EPITAXIAL GROWTH USING DRY ETCH	635
<i>D. Wei ; S. Junfeng</i>	
HIGHLY THERMAL CONDUCTIVE TRANSPARENT DIE ATTACH MATERIAL FOR LEDS	638
<i>K. Zhang ; J. Li ; X. Zhang ; M. M. F. Yuen ; L. Liu ; Y. Lee ; C. S. Ku ; C. Wan ; Z. Zeng ; G. David Xiao</i>	
CHARACTERISATION OF ADHESIVE BONDS FOR INGESTIBLE BIOMEDICAL APPLICATIONS.....	642
<i>G. Cummins ; M. P. Y. Desmulliez</i>	
SUBSTRATE OPENING TO INCREASE SOLDER JOINT RELIABILITY AND CIRCUIT INTEGRATION	647
<i>L. T. Guan ; C. Faxing</i>	

INVESTIGATION OF VERTICAL INTERPOSERS FOR HIGH FREQUENCY OPERATION	653
<i>W. Y. Lim ; K. F. Chang ; M. K. Raja ; S. M. Low ; J. Goh ; M. A. Arasu</i>	
INVESTIGATION OF AL AND GE SURFACES FOR AL-GE WAFER LEVEL EUTECTIC BONDING.....	657
<i>G. L. Chua ; B. Chen ; N. Singh</i>	
HEAT TRANSFER ENHANCEMENT FACTOR CHARACTERISTICS FOR COLLECTIVE COOLING USING INCLINED AIR JET	662
<i>S. B. Ingole ; K. K. Sundaram</i>	
HIGH PERFORMANCE ACCELERATED TEST METHODS FOR RELIABILITY AND LIFE TIME ANALYSES OF POWER ELECTRONIC PACKAGES	668
<i>M. Mueller ; J. Franke</i>	
FORCED-TIME CONTROLLED TRANSIENT DYNAMIC WIRE BONDING SIMULATION FOR WIRE BOND PROCESS DEVELOPMENT	673
<i>C. C. Meng ; E. Y. W. Yik</i>	
NEW DECAPSULATION METHODS FOR ICS WITH CU AND AG WIRES	677
<i>M. Obein ; F. Berger ; P. Poirier</i>	
HETEROGENEOUS INTEGRATION THROUGH DIRECT WAFER BONDING	681
<i>M. Eibelhuber ; N. Razek ; V. Dragoi ; C. Flotgen ; M. Wimplinger ; T. Uhrmann</i>	
THROUGH-POLYMER-VIA FOR 3D HETEROGENEOUS INTEGRATION AND PACKAGING	683
<i>J. Hamelink ; R. H. Poelma ; M. Kengen</i>	
CMP PROCESS OPTIMIZATION ON TEMPORARY-BONDED WAFER FOR VIA-LAST THROUGH-SILICON-VIA FROM BACKSIDE	690
<i>Q. Ren ; W. L. Loh ; K. Chui ; Y. J. Mao ; S. Wickramanayanaka</i>	
IMPROVING THE CLEANING PROCESS IN COPPER WIRE BONDING BY ADAPTING BONDING PARAMETERS	694
<i>S. Althoff ; A. Unger ; W. Sextro ; F. Eacock</i>	
<200 NM WAFER-TO-WAFER OVERLAY ACCURACY IN WAFER LEVEL CU/SIO2 HYBRID BONDING FOR BSI CIS.....	700
<i>B. Rebhan ; M. Bernauer ; T. Wagenleitner ; M. Heilig ; F. Kurz ; S. Lhostis ; E. Deloffre ; A. Jouve ; V. Balan ; L. Chitu</i>	
RELIABILITY TEST FAILURE ANALYSIS USING ADVANCE FA TECHNIQUES ON CU WIRE BONDED DEVICES	704
<i>L. Zhang ; T. C. Chai ; L. C. Wai ; T. W. Lam ; D. P. Vallett ; J. Tang</i>	
HIGH-SPEED OPTICAL THREE DIMENSIONAL MEASUREMENT METHOD FOR MICRO BUMP INSPECTION IN 3D LSI CHIP STACKING TECHNOLOGY	709
<i>M. Aoyagi ; N. Watanabe ; K. Kikuchi ; S. Nemoto ; N. Arima ; M. Ishizuka ; K. Suzuki ; T. Shiomi</i>	
BAND WIDENING TECHNIQUE FOR SMALL INTEGRATED PACKAGED ANTENNAS	714
<i>M. D. Rotaru ; J. K. Sykulski</i>	
TSV INTEGRATION WITH 20NM CMOS TECHNOLOGY FOR 3D-IC ENABLEMENT.....	718
<i>S. Gao ; S. Kannan ; D. Smith ; R. Agarwal ; R. Alapati</i>	
DEVELOPMENT OF HIGH PERFORMANCE BONDING MACHINES WITH IMPROVED MOTION CONTROL AND INTELLIGENT FINE TUNING ALGORITHM	723
<i>H. Yunbo ; C. Xin ; G. Jian ; C. Yun ; Y. Zhijun ; T. Hui ; A. Yinhu</i>	
A NOVEL III-V/SI CHIP-ON-WAFER DIRECT TRANSFER BONDING TECHNOLOGY	727
<i>Y. Kurita ; M. Inamura ; Y. Kakumoto ; Y. Yamada ; T. Abe</i>	
INFLUENCE OF ACID COPPER PLATING ADDITIVES ON VOID FORMATION DURING HIGH TEMPERATURE STORAGE	733
<i>R. bin Mohd Salleh ; L. C. Yung</i>	
DEFLASHING DESIGN RULES AND ITS IMPACT TOWARDS PACKAGE QUALITY	738
<i>J. Krishnan ; O. L. Kuan</i>	
INSULATED AU-FLASH PDCU WIRE PROCESSING AND WIRE BOND PROCESS ROBUSTNESS IMPROVEMENTS FOR TBGA & LQFP PACKAGES	742
<i>S. C. Teck ; E. P. Leng ; T. L. Chu ; M. R. Ibrahim ; Z. Xi ; L. W. Yee ; S. Dan ; T. C. Wei</i>	
STUDY THE OXIDATION RESISTANCE ON PALLADIUM-COATED FREE AIR BALL.....	748
<i>L. J. Tang ; Y. Zhang</i>	
ELECTROMIGRATION IN HYBRID BONDING INTERCONNECTS FOR 3-D IC IMPACT OF THE DIFFUSION BARRIER.....	754
<i>S. Moreau ; Y. Beilliard ; P. Coudrain ; D. Bouchu ; L. Di Cioccio ; L. Arnaud</i>	
ENABLING CU WIRE IN 3D STACK PACKAGE QFN.....	760
<i>R. A. M. Camenforte ; R. F. de Asis ; M. Chowdhury</i>	
BILAYER SILICON OXIDE AND SILICON NITRIDE THICKNESS OOS ELIMINATION	767
<i>Q. P. Wen ; S. T. Veera ; H. S. Woon ; C. C. Huat ; L. W. Onn ; C. H. Woon</i>	
IMPROVEMENT OF THE NEAR SHORT FAILURE THROUGH FOREIGN PARTICLE REDUCTION IN PACKAGE	769
<i>T. S. Xian ; H. Jonet ; A. R. Hanafi</i>	
A COMPARATIVE STUDY OF THE RELATIVE PERFORMANCES OF THE SINTER-SILVER DIE ATTACH MATERIALS.....	772
<i>Q. Qi</i>	
LARGE FORMAT ENCAPSULATION	776
<i>E. Kuah ; J. Y. Hao ; Y. Bin ; W. L. Chan ; W. Kai ; S. C. Ho</i>	

SILICON CAP STRUCTURE DEVELOPMENT AND MICROASSEMBLY FOR FORWARD TACTILE SENSING IN ENDOVASCULAR GUIDEWIRE INTERVENTION	781
<i>R. Lim ; E. L. Tan ; K. L. Tan ; W. Chen ; R. Damalerio ; M. Y. Cheng</i>	
TITANIUM DISILICIDE FORMATION FOR DETECTION OF TEMPERATURE DRIFT AND OXYGEN LEAK IN RAPID THERMAL PROCESSING TOOL.....	785
<i>N. Sivanantham ; C. C. Hoo ; L. W. Hong ; S. T. Veera</i>	
CHALLENGES AND COUNTERMEASURE OF STRIP FORM REFLOW SCREENING PROCESS FOR FLIP CHIP QFN AND MODULE PACKAGE.....	791
<i>L. M. Siong ; G. T. Keong ; W. C. Way</i>	
STUDY ON ULTRA LOW LOOP COPPER WIRE BONDING PROCESS USING 0.8MILS CU WIRE FOR LOW PROFILE PACKAGE APPLICATIONS.....	796
<i>N. B. Jaafar ; E. W. L. Ching</i>	
INVESTIGATION OF 3-PASS LASER GROOVING PROCESS DEVELOPMENT FOR LOW-K DEVICES	800
<i>H. Liu ; J. H. Wang ; S. Xu</i>	
EFFECT OF IMPACT FORCE TOWARDS CU WIRE BONDING RELIABILITY	804
<i>L. C. Chia ; C. K. Yau ; T. S. Chee</i>	
MODELING AND ANALYSIS OF A CONDUCTIVE RUBBER CONTACTOR FOR PACKAGE TEST	809
<i>H. Kim ; B. Bae ; J. J. Kim ; J. Park ; D. Ha ; M. Bae ; J. Kim</i>	
THE INFLUENCE OF ALLOYING ELEMENTS ON METASTABLE NISN4 IN SN-AG SOLDERS ON NI-CONTAINING METALLIZATIONS	813
<i>S. A. Belyakov ; C. M. Gourlay</i>	
IMPACT OF MOLD COMPOUND ON RELIABILITY PERFORMANCE IN ROUGHENED NI/PD/AU-AG PREPLATED LEADFRAME PACKAGE.....	820
<i>W. H. Li ; K. S. Yong ; A. Acuesta ; J. Schredl</i>	
Author Index	