

# **2015 IEEE 17th Electronics Packaging and Technology Conference (EPTC 2015)**

**Singapore  
2 – 4 December 2015**



**IEEE Catalog Number: CFP15453-POD  
ISBN: 978-1-4673-7270-1**

**Copyright © 2015 by the Institute of Electrical and Electronic Engineers, Inc  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\*This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP15453-POD
ISBN (Print-On-Demand):	978-1-4673-7270-1
ISBN (Online):	978-1-4673-7269-5

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

## TABLE OF CONTENTS

<b>EVALUATION OF THE CORROSION PERFORMANCE OF CU-AL INTERMETALLIC COMPOUNDS AND THE EFFECT OF PD ADDITION .....</b>	1
A. B. Y. Lim ; W. J. Neo ; O. Yauw ; B. Chylak ; C. L. Gan ; Z. Chen	
<b>PLASMA ENHANCED ATOMIC LAYER DEPOSITION BY MEANS OF AN ANODE LAYER ION SOURCE FOR ELECTRONICS PACKAGING APPLICATIONS.....</b>	6
V. Bellido-Gonzalez ; D. Monaghan ; B. Daniel ; H. Li ; F. Papa ; K. Krohnert ; O. Ehrmann ; K. D. Lang ; P. Mackowiak ; H. D. Ngo	
<b>HIPIMS IN FULL FACE EROSION CIRCULAR CATHODE FOR SEMICONDUCTOR APPLICATIONS.....</b>	11
V. Bellido-Gonzalez ; F. Papa ; A. Azzopardi ; J. Brindley ; H. Li ; A. Vetushka ; K. Krohnert ; O. Ehrmann ; K. D. Lang ; P. Mackowiak ; I. Fernandez ; A. Wennberg ; H. D. Ngo	
<b>ENHANCED PACKAGE ON PACKAGE WITH CORELESS SUBSTRATE OPTIMAL DESIGN EVALUATION .....</b>	16
V. Lin ; K. Liu ; N. Kao ; D. S. Jiang	
<b>RESIDUAL STRESS EVALUATION OF FLIP-CHIP BONDING WITH NON-CONDUCTIVE FILMS ON ORGANIC SUBSTRATE AND SILICON INTERPOSER BY PIEZO-SENSOR EMBEDDED TEST ELEMENT GROUP CHIPS .....</b>	22
T. Enami ; K. Nanami ; O. Horiuchi ; Y. G. Han ; H. Tomokage	
<b>WAFER LEVEL CSP WITH ULTRA-HIGH THERMAL RELIABILITY LEAD-FREE ALLOYS .....</b>	28
M. Ribas ; G. Lim ; R. T. Bumagat ; A. Kumar ; D. Kosuri ; P. Augustine ; P. Choudhury ; R. R. Rangaraju ; S. Telu ; S. Sarkar ; M. Sobczak ; B. Singh	
<b>A METHODOLOGY FOR PACKAGE TO TEST INTERACTION STUDY .....</b>	34
H. G. Tan ; L. P. Ng ; J. Huang ; A. Yeo	
<b>DYNAMIC SIMULATION OF DIE PICKUP FROM WAFER TAPE BY A MULTI-DISC EJECTOR USING PEEL-ENERGY TO PEEL-VELOCITY COUPLING .....</b>	38
S. Behler	
<b>ELECTRICAL TRANSMISSION CHARACTERISTICS OF DIFFERENTIAL TSV STRUCTURES IN 3D TSV PACKAGING .....</b>	43
M. Zhen ; Y. Yuepeng ; W. Chen ; Z. Xingcheng ; L. Mou	
<b>TSV VIA LAST ETCH INTEGRATION CHALLENGES AND ETCH OPTIMIZATION .....</b>	47
W. L. Loh ; Q. Ren ; K. J. Chui	
<b>INFLUENCE OF INDIUM AND ZINC OXIDE NANO-PARTICLES ON PROPERTIES OF SAC0307-XIN-YZNO LEAD-FREE SOLDER PASTE .....</b>	50
N. Meesathien ; S. Makoto ; T. Ariga ; K. Kanlayasiri	
<b>FARADAY CAGE FOR EMC IMPROVEMENT OF ELECTRONIC DEVICES .....</b>	56
S. Kumar ; R. Bhooshan ; S. Varshney ; C. Verma ; L. Gideon	
<b>A STUDY BALANCING PHYSICAL PROPERTIES FOR AN OPTIMIZED THERMAL INTERFACE MATERIAL .....</b>	59
L. Larson ; X. D. Wang ; Y. Tang ; A. Zambova	
<b>CU-CU BONDING BY AG NANOSTRUCTURE AT LOW TEMPERATURE OF 180 °C.....</b>	64
Z. Liu ; Q. Wang ; J. Cai ; G. Zou ; L. Liu ; D. Shen ; L. Tan	
<b>TSV CMP PROCESSES ON BONDED WAFERS .....</b>	68
Y. Mao ; Q. Ren ; W. L. Loh	
<b>APPLICATION OF LASER DOPPLER VIBROMETER FOR WIRE BOND CAPILLARY QUALITY EVALUATION .....</b>	71
Y. Kai ; O. C. Ho ; A. Yeo	
<b>SILICONE SOFT AND TRANSPARENT LAYER FOR WAFER-LEVEL FABRICATION OF OPTICAL APPLICATIONS .....</b>	76
T. Seldrum ; C. Yeakle ; R. Fischer ; M. Hyer ; V. Delsuc	
<b>CONFORMABLE BODY PATCHES FOR ULTRASOUND APPLICATIONS.....</b>	80
S. Joshi ; S. Yazadi ; V. Henneken ; R. Dekker ; R. Sanders	
<b>FLUX CHALLENGES IN FLIP-CHIP DIE-ATTACH .....</b>	84
S. Lim ; J. Chou ; M. Durham ; A. Mackie	
<b>RF MODELING AND OPTIMIZATION OF END-LAUNCH SMA TO TRACE TRANSITION .....</b>	89
H. Zha ; D. Lu ; W. Wang ; F. Lin	
<b>SIMULATION OF ELECTRONIC CIRCUIT SENSITIVITY TOWARDS HUMIDITY USING ELECTROCHEMICAL DATA ON WATER LAYER .....</b>	93
S. Joshy ; V. Verdingovas ; M. Jellesen ; R. Ambat	
<b>FLUXLESS PACKAGING OF AN IMPLANTABLE MEDICAL DEVICE FOR TRANSCORNEAL ELECTRICAL STIMULATION.....</b>	98
F. Le ; J. C. C. Lo ; X. Qiu ; S. W. R. Lee ; X. Li ; C. Y. Tsui ; W. H. Ki	
<b>EFFECT OF THIRD ELEMENT ADDITION ON JOINT STRENGTH OF LOW-AG LEAD-FREE SOLDER .....</b>	103
K. Kobayashi ; I. Shohji ; M. Yamashita	
<b>DEVELOPMENT OF HIGH RELIABILITY LEAD-FREE SOLDER JOINT DISPERSED IMC PILLAR.....</b>	108
Y. Hayashi ; I. Shohji ; Y. Nakata ; T. Hashimoto	

<b>CURRENT CARRY CAPACITY CHARACTERIZATION FOR HIGH PERFORMANCE SYSTEM ON CHIP PACKAGES</b>	112
<i>N. H. Ying ; W. W. Weng</i>	
<b>EVALUATION OF SELF-ANNEALING BEHAVIOR OF ELECTRODEPOSITED SILVER FILM BY EBSP ANALYSIS</b>	115
<i>Y. Hayashi ; I. Shohji ; H. Miyazawa</i>	
<b>EVALUATION OF BIODEGRADABLE COATING ON THE STIFFNESS CONTROL OF THE POLYIMIDE-BASED PROBE USED IN NEURAL DEVICES</b>	119
<i>K. L. Tan ; W. Chen ; R. Damalerio ; R. Lim ; S. Chungpaiboonpatana ; M. Y. Cheng</i>	
<b>THERMAL MANAGEMENT SOLUTIONS AND DESIGN GUIDELINES FOR SILICON BASED PHOTONIC INTEGRATED MODULES</b>	123
<i>G. Tang ; C. Li ; X. Zhang ; D. M. Rhee</i>	
<b>THE IMPACT OF PROCESS SEQUENCE ON THE QUALITY OF PRESSURIZED SINTERED SILVER JOINTS</b>	129
<i>W. Ng ; K. Kumagai ; K. Sweatman ; T. Nishimura</i>	
<b>EVALUATION OF INFLUENCING FACTORS ON THE HEAVY WIRE BONDABILITY OF PLASMA PRINTED COPPER STRUCTURES</b>	134
<i>C. Kaestle ; T. Losch ; J. Franke</i>	
<b>ROBUST PACKAGING SOLUTIONS THROUGH INNOVATIVE DESIGNS IN CLIP-QFN</b>	140
<i>R. Samson ; R. A. Camenforte ; L. Duldulao</i>	
<b>STUDY OF CONDUCTOR SURFACE ROUGHNESS IMPACT ON PACKAGE INSERTION LOSS</b>	143
<i>H. L. Lo ; B. E. Cheah</i>	
<b>EFFECTIVE PHYSICAL-BASED PROPAGATION DELAY CALCULATION METHOD FOR HIGH-SPEED TRANSCEIVERS IN HIGH-DENSITY FPGA PACKAGES</b>	147
<i>C. Z. Tan ; X. Jiang ; Y. H. Yew</i>	
<b>MOLD-FLOW STUDY FOR DIFFERENT BUMP HEIGHT, BUMP PITCH AND DIE SIZE IN FCCSP WITH MOLDED UNDERFILL TECHNOLOGY</b>	152
<i>F. Yen ; L. Hung ; N. Kao ; D. S. Jiang</i>	
<b>MICRO-CHANNEL HEAT SINK WITH MULTIPLE INTERACTIVE PRESSURE-DRIVEN OR ELECTRO-OSMOTIC FLOWS</b>	158
<i>Y. Han ; B. L. Lau ; G. Tang ; X. Zhang</i>	
<b>MINIATURIZATION OF BIO-FLUIDIC PACKAGE FOR POINT-OF-CARE DIAGNOSTIC</b>	163
<i>H. H. Yuan ; L. T. Yoon ; D. M. Zhi ; C. Jaehoon ; D. R. Minwoo</i>	
<b>CHIP TO CHIP INTERCONNECTION FOR SYSTEM IN PACKAGING USING CU STUD BUMP</b>	167
<i>K. Muniandy ; N. Khan ; F. C. Seng ; C. Lo ; L. M. Rong</i>	
<b>COMPONENT EMBEDDING PLATFORM FOR THIN PROFILE SIP, POP AND FAN-OUT WLP</b>	170
<i>R. Tuominen ; A. Gowda ; P. McConnel</i>	
<b>DEVELOPMENT OF SiC POWER MODULE USING 70<math>\mu</math>M SINGLE METAL LAYER SUBSTRATES</b>	176
<i>H. H. Yuan ; N. Jaafar ; S. Dexter Velez ; L. J. Bum ; Y. Y. Wei ; D. R. M. Woo</i>	
<b>AN EFFICIENT SINGLE PHASE LIQUID COOLING SYSTEM FOR MICROELECTRONIC DEVICES WITH HIGH POWER CHIP</b>	180
<i>G. Tang ; Y. Han ; B. L. Lau ; X. Zhang ; D. M. Rhee</i>	
<b>ASSESSMENT ON PALLADIUM-COATED COPPER WIRE BONDING FOR 28NM Cu/LOW-K CHIPS: AL BOND PAD AND NiPD BOND PAD</b>	186
<i>L. C. Wai ; D. Mariyappan ; C. G. Koh ; T. C. Chai</i>	
<b>INTERFACIAL REACTION AND THERMAL AGEING OF BALL AND STITCH BONDS</b>	192
<i>S. Murali ; V. Sureshkumar ; L. M. Wan ; T. C. Wei ; Z. Xi</i>	
<b>DEGRADATION MECHANISM OF CuPd WIRE IN HIGH TEMPERATURE HERMETICALLY SEALED ELECTRONICS</b>	198
<i>K. Y. Au ; X. Zhang ; Z. H. Chen ; T. S. Riches</i>	
<b>INTERFACIAL REACTION AND RELIABILITY OF HIGH TEMPERATURE DIE ATTACH SOLDERS FOR POWER ELECTRONICS</b>	205
<i>L. J. Bum ; H. H. Yuan ; P. W. Chih ; R. M. W. Daniel</i>	
<b>SIMULATION AND TESTING FOR DROP IMPACT RELIABILITY OF 3D EWLP</b>	209
<i>Z. Chen ; B. Y. Jung ; S. P. S. Lim ; D. S. W. Ho ; X. Zhang</i>	
<b>CO-PROCESS TECHNOLOGY OF THE TSV AND EMBEDDED IC FOR 3D HETEROGENEOUS IC INTEGRATION</b>	215
<i>J. M. Yook ; S. R. Kim ; W. C. Lee ; D. S. Kim ; J. C. Kim</i>	
<b>STUDY ON POWER CYCLING RELIABILITY OF POWER MODULE WITH SINGLE METAL LAYER FLEXIBLE SUBSTRATE BY FINITE ELEMENT ANALYSIS</b>	219
<i>Z. Chen ; H. Y. Hwang ; N. Jaafar ; D. M. W. Rhee</i>	
<b>IMPROVING HIGH-SPEED SIGNAL TRANSMISSION LOSS BY LOW CONDUCTOR SURFACE ROUGHNESS</b>	226
<i>M. F. Jhong ; P. C. Pan ; H. H. Cheng ; C. C. Wang</i>	
<b>FABRICATION OF PACKAGE LEVEL SILICON MICRO-COOLER FOR ELECTRONICS COOLING</b>	230
<i>B. L. Lau ; Y. Han ; G. Yue ; Z. Lu ; Z. Xiaowu</i>	
<b>DEVELOPMENT OF A JET-BASED Si MICRO-COOLER WITH MULTIPLE DRAINAGE MICRO-TRENCHES</b>	237
<i>Y. Han ; B. L. Lau ; G. Tang ; X. Zhang</i>	

<b>IMPACT OF BACKSIDE PROCESSING ON C-V CHARACTERISTICS OF TSV CAPACITORS IN 3D STACKED IC PROCESS FLOWS .....</b>	242
<i>J. De Vos ; M. Stucchi ; A. Jourdain ; E. Beyne ; J. Patel ; K. Crook ; M. Carruthers ; J. Hopkins ; H. Ashraf</i>	
<b>ROOM TEMPERATURE DIRECT CU-CU BONDING WITH ULTRAFINE PITCH CU PADS .....</b>	246
<i>Z. Liu ; J. Cai ; Q. Wang ; H. Jin ; L. Tan</i>	
<b>2.5D IC FAULT ISOLATION USING THE TIME DOMAIN REFLECTOMETRY ANALYSIS .....</b>	250
<i>S. H. Lee ; Y. H. Hsiao ; P. F. Yang</i>	
<b>PACKAGE-ON-PACKAGE (POP) WARPAGE CHARACTERISTIC AND REQUIREMENT .....</b>	255
<i>W. K. Loh ; R. Kulterman ; T. Purdie ; H. Fu ; M. Tsuruya</i>	
<b>ANALYSIS OF ENEPiG BOND PAD PEEL-OFF AFTER WIRE BONDING.....</b>	260
<i>L. E. Khoong ; T. K. Gan</i>	
<b>CHIP-ON-BOARD PACKAGING OF HIGH-SPEED OPTICAL TRANSCEIVER APPLYING SILICON PHOTONICS INTEGRATED CHIPS.....</b>	265
<i>D. W. Kim ; A. L. E. Jin ; J. L. T. Yang ; R. M. Kumarasamy ; P. L. G. Qiang</i>	
<b>DEVELOPMENT OF HIGHLY EFFICIENT 5GHZ-BAND CMOS CLASS-E POWER AMPLIFIER MODULE .....</b>	269
<i>K. Eto ; K. Takemoto ; H. Kanaya</i>	
<b>MODELING AND DESIGN SOLUTIONS TO OVERCOME WARPAGE CHALLENGE FOR FAN-OUT WAFER LEVEL PACKAGING (FO-WLP) TECHNOLOGY .....</b>	272
<i>F. X. Che ; D. Ho ; M. Z. Ding ; X. Zhang</i>	
<b>ADVANCED WAFER LEVEL TECHNOLOGY: ENABLING INNOVATIONS IN MOBILE, IOT AND WEARABLE ELECTRONICS .....</b>	280
<i>S. W. Yoon ; B. Petrov ; K. Liu</i>	
<b>ACHIEVING ACCURATE ELECTRO-OPTICAL-THERMAL MEASUREMENTS OF HIGH-POWER LEDs.....</b>	285
<i>T. K. Law ; F. Lim ; Y. Li ; J. W. R. Teo ; Z. M. Tai</i>	
<b>COMPACT THERMAL MODELLING OF PACKAGES CONTAINING MULTIPLE DEVICES.....</b>	292
<i>T. Torzewicz ; A. Czerwoniec ; M. Janicki ; A. Napieralski</i>	
<b>FULL 300 MM ELECTRICAL CHARACTERIZATION OF 3D INTEGRATION USING HIGH ASPECT RATIO (10:1) MID-PROCESS THROUGH SILICON VIAS.....</b>	297
<i>F. Gaillard ; T. Mourier ; L. Religieux ; D. Bouchu ; C. Ribiere ; S. Minoret ; M. Gottardi ; G. Romero ; V. Mevellec ; C. Aumont</i>	
<b>SILICON CAP STRUCTURE DEVELOPMENT AND MICROASSEMBLY FOR FORWARD TACTILE SENSING IN ENDOVASCULAR GUIDEWIRE INTERVENTION .....</b>	303
<i>R. Lim ; E. L. Tan ; K. L. Tan ; W. Chen ; R. Damalerio ; M. Y. Cheng</i>	
<b>TEMPERATURE CYCLING AGING STUDIES OF ZN-BASED SOLDERS FOR HIGH-TEMPERATURE APPLICATIONS .....</b>	307
<i>M. V. Uvarajan ; L. H. Lim ; M. H. Goh ; F. L. Ng ; W. C. Pan</i>	
<b>ENABLING PRE-ASSEMBLY PROCESS OF 3D WAFERS WITH HIGH TOPOGRAPHY AT THE BACKSIDE .....</b>	312
<i>A. Podpol ; C. Demeurisse ; F. Inoue ; F. Duval ; J. Visker ; J. De Vos ; K. Rebibis ; R. A. Miller ; G. Beyer ; E. Beyne</i>	
<b>THERMAL COMPRESSION BONDING OF 20 µM PITCH MICRO BUMPS WITH PRE-APPLIED UNDERFILL - PROCESS AND RELIABILITY .....</b>	317
<i>T. Wang ; J. De Messenaecker ; V. Cherman ; A. C. C. Kay ; F. Cadacio ; M. Matterne ; V. Simons ; M. Van De Peer ; A. Lesniewska ; O. V. Pedreira ; C. Gerets ; K. J. Rebibis ; E. Beyne</i>	
<b>STUDY OF BARRIER LAYER THICKNESS EFFECT FOR THE MICRO-BUMP .....</b>	322
<i>H. Y. Li ; N. B. Jaafar ; M. I. B. E. Sam ; K. L. T. Shee ; W. L. Yin ; C. K. Jien</i>	
<b>DEVELOPMENTS OF FIWLP/WLCSP TECHNOLOGY BASED ON ENHANCED DIELECTRIC MATERIAL AND OPTIMIZED DESIGN OPTIONS .....</b>	328
<i>J. Campos ; V. Chatinho</i>	
<b>BREAKTHROUGH DEVELOPMENT OF NEW DIE ATTACH METHOD WITH HIGH CONDUCTIVE WAFER BACK COATING .....</b>	332
<i>C. E. Tan ; K. Naoya ; Y. S. Lee ; K. Tan</i>	
<b>RESOLVING KEY MANUFACTURING CHALLENGES IN FLIP CHIP QFN PACKAGE .....</b>	337
<i>J. R. Baello ; J. Colte ; R. Quiazon</i>	
<b>THERMAL RESISTANCE MEASUREMENT OF DISCRETE CAPACITORS .....</b>	341
<i>Z. Sarkany ; G. Farkas ; M. Rencz</i>	
<b>PACKAGING INDUCED STRESS EFFECTS INVESTIGATIONS ON 40NM CMOS TECHNOLOGY NODE: MEASUREMENTS AND OPTIMIZATION OF DEVICE SHIFTS .....</b>	346
<i>K. A. Ewuame ; P. O. Bouchard ; V. Fiori ; S. Gallois-Garreignot ; K. Inal ; C. Tavernier</i>	
<b>MITIGATION OF WARPAGE FOR LARGE 2.5D THROUGH SILICON INTERPOSER (TSI) PACKAGE ASSEMBLY .....</b>	352
<i>M. Z. Ding ; Z. Chen ; S. P. S. Lim ; V. S. Rao ; J. K. Lin</i>	
<b>A NEW CONFIGURABLE SINTERED INTERCONNECT QFN PACKAGE FOR HIGH PERFORMANCE, HIGH LEAD COUNT AND LOW COST APPLICATIONS .....</b>	358
<i>M. Nachnani ; P. Rogren ; Y. Sun</i>	
<b>CONFIGURABLE SINTERED INTERCONNECT (CSI) DAP-LESS QFN PACKAGE FOR HIGH THERMAL PERFORMANCE APPLICATION .....</b>	362
<i>M. Nachnani ; P. Rogren ; Y. Sun</i>	
<b>A LOW-TEMPERATURE TEMPORARY LAMINATION AND LASER DEBONDING TECHNOLOGY TO ENABLE COST-EFFECTIVE FABRICATION OF A THROUGH-GLASS-VIA (TGV) INTERPOSER ON A PANEL SUBSTRATE .....</b>	368
<i>A. Lee ; J. Su ; B. Huang ; D. Bai ; W. W. Shen ; H. H. Chang ; C. W. Chiang</i>	

<b>LOW-ORDER MODEL-BASED FEEDFORWARD FOR HIGH-SPEED JITTER-FREE TRAY INDEXING APPLICATIONS .....</b>	373
<i>S. L. Chen ; X. Li ; C. S. Teo ; K. K. Tan</i>	
<b>ELECTRICAL TRANSMISSION CHARACTERISTICS OF VERTICAL TRANSITION WITH THROUGH SILICON VIAS (TSVS) IN 3D DIE STACK .....</b>	378
<i>K. F. Chang ; R. Weerasekera ; S. S. Bhattacharya</i>	
<b>PROCESS INTEGRATION AND CHALLENGES OF THROUGH SILICON VIA (TSV) ON SILICON-ON INSULATOR (SOI) SUBSTRATE FOR 3D HETEROGENEOUS APPLICATIONS.....</b>	382
<i>G. K. Lau ; J. Soon ; H. Y. Li ; K. Chui ; Y. Mingbin</i>	
<b>MICROBALL AND THICKER CU PAD: A SUBSTRATE SOLUTION FOR BETTER PACKAGE RELIABILITY AND ROBUSTNESS ON BUMPED DEVICES .....</b>	386
<i>J. R. Tulas ; T. Taloban</i>	
<b>DEVELOPMENT OF FLUXLESS FLIP CHIP REFLOW PROCESS FOR HIGH DENSITY FLIP CHIP INTERCONNECT .....</b>	392
<i>S. P. S. Lim ; M. Z. Ding ; J. K. Lin ; V. S. Rao</i>	
<b>THERMOCOMPRESSION FLIP CHIP BONDING OPTIMIZATION FOR PRE-APPLIED UNDERFILL.....</b>	398
<i>H. Clauberg ; A. Rezvani ; D. Buerghi ; T. Colosimo ; G. Frick ; O. Yaaw ; T. Strothmann ; B. Chylak</i>	
<b>MECHANISM OF MOLDABLE UNDERFILL(MUF) PROCESS FOR FAN-OUT WAFER LEVEL PACKAGING .....</b>	402
<i>L. Bu ; F. X. Che ; M. Z. Ding ; S. C. Chong ; X. W. Zhang</i>	
<b>STRUCTURAL DESIGN GUIDELINE FOR CU PILLAR BUMP RELIABILITY IN SYSTEM IN PACKAGES MODULE .....</b>	408
<i>M. K. Shih ; P. C. Hong</i>	
<b>NO PUMPING AT 450 °C WITH ELECTRODEPOSITED COPPER TSV .....</b>	412
<i>K. Kondo ; S. Mukahara ; M. Yokoi ; J. Onuki</i>	
<b>SOLDER PASTE CORROSION ASSESSMENT: BONO TEST .....</b>	416
<i>C. Puechagut ; A. M. Laugt ; E. Guene ; R. Anisko</i>	
<b>MATERIAL AND PROCESS TRENDS FOR MOVING FROM FOWLP TO FOPLP .....</b>	424
<i>T. Braun ; S. Voges ; M. Topper ; M. Wilke ; M. Wohrmann ; U. Maab ; M. Huhn ; K. F. Becker ; S. Raatz ; J. U. Kim ; R. Aschenbrenner ; K. D. Lang ; C. O'Connor ; R. Barr ; J. Calvert ; M. Gallagher ; E. Iagodkine ; T. Auode ; A. Politis</i>	
<b>AN ALTERNATIVE 3D PACKAGING ROUTE THROUGH WAFER RECONSTRUCTION .....</b>	430
<i>F. Cadac ; T. Wang ; A. Salahouelhadj ; G. Capuz ; C. Gerets ; G. Potoms ; R. Verwoerdt ; K. J. Rebibis ; G. Beyer ; A. Miller ; E. Beyne ; E. Brouwer</i>	
<b>ELECTROMIGRATION STUDY OF SNCU0.7 SOLDER JOINTS WITH AG ADDED BY DIFFERENT METHODS .....</b>	435
<i>Z. Zhu ; H. Sun ; Y. c. Chan ; F. Wu</i>	
<b>ELECTROMIGRATION RELIABILITY AND MORPHOLOGIES OF CU PILLAR WITH MICROBUMP UNDER HIGH CURRENT DENSITY STRESSING .....</b>	440
<i>H. Y. Hsiao ; J. K. Lin</i>	
<b>DEVELOPMENT OF COMPLIANT CU PILLAR FOR FLIP CHIP PACKAGE .....</b>	444
<i>B. Y. Jung ; F. X. Che ; J. K. Lin</i>	
<b>EWLB AND THE CHALLENGE OF METAL BURR AT DIE EDGES.....</b>	448
<i>E. O'Toole ; J. Campos ; S. Kroehnert</i>	
<b>COOL SUBSTRATE FOR 2.5D ASSEMBLY .....</b>	452
<i>C. Lin ; N. Wang ; J. Tan</i>	
<b>VALIDATION OF NEW APPROACH OF MODELLING TRACES BY MAPPING MECHANICAL PROPERTIES FOR A PRINTED CIRCUIT BOARD MECHANICAL ANALYSIS .....</b>	459
<i>V. K. Yaddanapudi ; S. Krishnaswamy ; R. Rath ; R. Gandhi</i>	
<b>THE IMPACT OF HIGH GLASS TRANSITION TEMPERATURE OF MOLDING COMPOUNDS ON POWER PACKAGE WARPAGE AND STRESS PERFORMANCE .....</b>	464
<i>D. Ge ; N. R. Subramanian ; K. S. Yong ; M. Y. Foo ; S. L. Gan</i>	
<b>CU WIRE STITCH BOND RELIABILITY STUDY UNDER HIGH TEMPERATURE STORAGE .....</b>	470
<i>W. Miao</i>	
<b>2.5D PACKAGING SOLUTION - FROM CONCEPT TO PLATFORM QUALIFICATION .....</b>	474
<i>J. Oswald ; C. Goetze ; S. Gao ; S. Gong ; J. B. Tan ; R. Reed ; Y. Kim</i>	
<b>EFFECTS OF SOLDER ALLOY COMPOSITIONS ON MICROSTRUCTURE AND RELIABILITY OF DIE-ATTACH SOLDER JOINTS FOR AUTOMOTIVE APPLICATIONS .....</b>	481
<i>W. Liu ; N. C. Lee ; P. Bachorik ; C. LaBarbera</i>	
<b>CREEP BEHAVIOR OF INNOLOT SOLDER ALLOY USING SMALL LAP-SHEAR SPECIMENS .....</b>	488
<i>Q. B. Tao ; L. Benabou ; K. L. Tan ; J. M. Morelle ; F. Ben Ouezdou</i>	
<b>COMPARISON OF PROPERTIES OF THERMO-COMPRESSION BONDED 3D STACKS USING A LIQUID AND A DRY-FILM WAFER LEVEL UNDERFILLS .....</b>	494
<i>F. F. C. Duval ; T. Wang ; G. Capuz ; C. Gerets ; R. A. Miller ; K. J. Rebibis ; E. Beyne</i>	
<b>ELECTRICALLY CONDUCTIVE ADHESIVES FOR DEMANDING TEMPERATURE CYCLING ENVIRONMENT WITH WATER IMMERSIONS.....</b>	500
<i>S. Lahokallio ; J. Kiilunen ; L. Frisk</i>	
<b>ROOM-TEMPERATURE ULTRASONIC-BONDING CHARACTERISTICS OF COMPLIANT MICRO-BUMP INVESTIGATED BY EX-SITU AND IN-SITU MEASUREMENTS.....</b>	506
<i>K. Iwanabe ; K. Nakadono ; Y. Senda ; T. Asano</i>	

<b>IMPACT OF DIFFERENT DEVELOPER CONCENTRATIONS FOR ADVANCED PACKAGING PHOTOLITHOGRAPHY .....</b>	511
S. S. S. Boon ; S. S. Ann ; K. J. Chui ; M. Yu	
<b>PROCESS AND CHALLENGES OF ULTRA-THICK SPIN-ON PHOTORESIST .....</b>	515
S. W. Ho ; S. A. Sek ; B. L. Lau ; V. S. Rao ; T. C. Chai	
<b>CHARACTERIZATION OF HYBRID UNDERFILL FOR LOW-TEMPERATURE PROCESS APPLICABLE TO FLEXIBLE SUBSTRATE .....</b>	520
J. Son ; Y. s. Eom ; K. s. Choi ; H. Lee ; H. c. Bae ; J. h. Lee	
<b>ADVANCED WIRE BONDING TECHNOLOGY FOR AG WIRE .....</b>	524
A. Shah ; T. Rockey ; H. Xu ; I. Qin ; W. Jie ; O. Yauw ; B. Chylak	
<b>DELPHI STYLE EXTRACTION AND VALIDATION OF COMPACT MODEL FOR A MULTICHP MODULE PACKAGE .....</b>	532
V. K. Yaddanapudi ; A. A. Kulkarni ; A. Adhiya ; M. Nagulapally ; D. Tan	
<b>CHARACTERIZATION OF PRESSURE-LESS AG SINTERING ON NI/AU SURFACE .....</b>	538
L. J. Bum ; A. J. Li ; H. H. Yuan ; P. W. Chih ; Y. L. Xin ; R. M. W. Daniel	
<b>STACKING OF 3D CAPACITOR DIES IN A QFN PACKAGE FOR A COMPACT AND RELIABLE COMPONENT FOR MEDICAL APPLICATIONS .....</b>	542
S. Borel ; P. Descours ; B. Goubault ; M. Pommier ; N. David ; R. Franiatte ; S. Yon ; G. Parat ; G. Simon ; C. Bunel	
<b>ENHANCE TCOB LIFE FOR WAFER LEVEL PACKAGE WITH A NEW LEADFREE SOLDER ALLOY .....</b>	548
X. Zhang ; W. Z. Goh ; K. s. Wong ; D. Yap ; K. y. Goh	
<b>A COST MODEL ANALYSIS COMPARING VIA-MIDDLE AND VIA-LAST TSV PROCESSES .....</b>	553
K. J. Chui ; H. Y. Li ; K. F. Chang ; S. Bhattacharya ; M. Yu	
<b>NEXT GENERATION IMAGE SENSOR VIA DIRECT HYBRID BONDING .....</b>	557
L. Benaisa ; L. Di Cioccio ; Y. Beillard ; P. Coudrain ; S. Dominguez ; V. Balan ; T. Enot ; B. Imbert ; L. Millet ; S. Chevobbe	
<b>3D PACKAGE FAILURE ANALYSIS CHALLENGE AND SOLUTION .....</b>	560
F. Chao ; L. Xiaomin ; J. Kow	
<b>MODELING OF THE STICK-SLIP EFFECT IN HEAVY COPPER WIRE BONDING TO DETERMINE AND REDUCE TOOL WEAR .....</b>	564
A. Unger ; W. Sextro ; T. Meyer ; P. Eichwald ; S. Althoff ; F. Eacock ; M. Brokelmann ; M. Hunstig ; K. Guth	
<b>TEMPERATURE CYCLING OF LOW VOLTAGE MOTOR DRIVES .....</b>	568
J. Pippola ; J. Kiilunen ; L. Frisk	
<b>MODELING AND SIMULATION OF THE ULTRASONIC WIRE BONDING PROCESS .....</b>	573
T. Meyer ; A. Unger ; S. Althoff ; W. Sextro ; M. Brokelmann ; M. Hunstig ; K. Guth	
<b>3D INTEGRATION TECHNOLOGY USING W2W DIRECT BONDING AND TSV FOR CMOS BASED IMAGE SENSORS .....</b>	577
N. P. Pham ; N. Tutunjyan ; D. Volkaerts ; L. Peng ; G. Jamison ; D. S. Tezcan	
<b>HIGH VOLUME EMI-SHIELDING PROCESS FOR LGA AND BGA COMPONENTS .....</b>	582
J. Pettit ; A. Law ; A. Brewer ; J. Moore	
<b>THERMAL CYCLING RELIABILITY ANALYSIS OF AN ANISOTROPIC CONDUCTIVE ADHESIVE ATTACHED LARGE-AREA CHIP WITH AREA ARRAY CONFIGURATION .....</b>	588
J. Kiilunen ; S. Lahokallio ; L. Frisk	
<b>BOND TOOL LIFE IMPROVEMENT FOR LARGE COPPER WIRE BONDING .....</b>	594
T. Xu ; T. Walker ; R. Chen ; J. Fu ; C. Luechinger	
<b>INVESTIGATION OF KEY FACTORS IN THERMAL COMPRESSION (TCB) NCF BONDING PROCESS .....</b>	599
L. Yang ; D. Tian ; Y. M. Cheung ; M. Li	
<b>APPLICATION OF COPPER NANOPARTICLES AS DIE ATTACHMENT FOR HIGH POWER LED .....</b>	604
B. H. Lee ; M. Z. Ng ; A. A. Zinn ; C. L. Gan	
<b>HIGH-LEAD DIE ATTACH PRINTING PASTE FOR POWER PACKAGE ASSEMBLY .....</b>	609
Z. Ruifen ; B. J. A. Mesa ; T. K. Wei	
<b>STUDY ON FAILURE MODE AND MECHANISM OF BOND PAD UNDER CU BALL BONDING PROCESS USING WIRE PULL TEST AND FINITE ELEMENT MODELING .....</b>	615
F. X. Che ; L. C. Wai ; H. Y. Hsiao ; T. C. Chai	
<b>SIMULATION AND EVALUATION OF THERMAL MECHANICAL RELIABILITY OF 3D-TSV STACK WITH VISCOELASTIC UNDERFILL .....</b>	621
Q. Zeng ; Y. Guan ; F. Su ; J. Chen ; Y. Jin	
<b>LEAD FINGER OPTIMIZATION DUE TO VIBRATION DURING ASSEMBLY PROCESS AND TRANSPORTATION .....</b>	626
Y. Yang ; Y. Mohamad ; W. S. Ping	
<b>HIGH TEMPERATURE RESISTANT NI-SN TRANSIENT LIQUID PHASE SINTERING BONDING FOR NEW GENERATION SEMICONDUCTOR POWER ELECTRONIC DEVICES .....</b>	631
H. Feng ; J. Huang ; J. Zhang ; X. Zhai ; X. Zhao ; S. Chen	
<b>A METHOD TO FORM SI RECESS FOR GE SELECTIVE EPITAXIAL GROWTH USING DRY ETCH .....</b>	635
D. Wei ; S. Junfeng	
<b>HIGHLY THERMAL CONDUCTIVE TRANSPARENT DIE ATTACH MATERIAL FOR LEDs .....</b>	638
K. Zhang ; J. Li ; X. Zhang ; M. M. F. Yuen ; L. Liu ; Y. Lee ; C. S. Ku ; C. Wan ; Z. Zeng ; G. David Xiao	
<b>CHARACTERISATION OF ADHESIVE BONDS FOR INGESTIBLE BIOMEDICAL APPLICATIONS .....</b>	642
G. Cummins ; M. P. Y. Desmulliez	
<b>SUBSTRATE OPENING TO INCREASE SOLDER JOINT RELIABILITY AND CIRCUIT INTEGRATION .....</b>	647
L. T. Guan ; C. Faxing	

<b>INVESTIGATION OF VERTICAL INTERPOSERS FOR HIGH FREQUENCY OPERATION .....</b>	653
<i>W. Y. Lim ; K. F. Chang ; M. K. Raja ; S. M. Low ; J. Goh ; M. A. Arasu</i>	
<b>INVESTIGATION OF AL AND GE SURFACES FOR AL-GE WAFER LEVEL EUTECTIC BONDING .....</b>	657
<i>G. L. Chua ; B. Chen ; N. Singh</i>	
<b>HEAT TRANSFER ENHANCEMENT FACTOR CHARACTERISTICS FOR COLLECTIVE COOLING USING INCLINED AIR JET .....</b>	662
<i>S. B. Ingole ; K. K. Sundaram</i>	
<b>HIGH PERFORMANCE ACCELERATED TEST METHODS FOR RELIABILITY AND LIFE TIME ANALYSES OF POWER ELECTRONIC PACKAGES .....</b>	668
<i>M. Mueller ; J. Franke</i>	
<b>FORCED-TIME CONTROLLED TRANSIENT DYNAMIC WIRE BONDING SIMULATION FOR WIRE BOND PROCESS DEVELOPMENT .....</b>	673
<i>C. C. Meng ; E. Y. W. Yik</i>	
<b>NEW DECAPSULATION METHODS FOR ICS WITH CU AND AG WIRES .....</b>	677
<i>M. Obein ; F. Berger ; P. Poirier</i>	
<b>HETEROGENEOUS INTEGRATION THROUGH DIRECT WAFER BONDING .....</b>	681
<i>M. Eibelhuber ; N. Razek ; V. Dragoi ; C. Flotgen ; M. Wimplinger ; T. Uhrmann</i>	
<b>THROUGH-POLYMER-VIA FOR 3D HETEROGENEOUS INTEGRATION AND PACKAGING .....</b>	683
<i>J. Hamelink ; R. H. Poelma ; M. Kengen</i>	
<b>CMP PROCESS OPTIMIZATION ON TEMPORARY-BONDED WAFER FOR VIA-LAST THROUGH-SILICON-VIA FROM BACKSIDE .....</b>	690
<i>Q. Ren ; W. L. Loh ; K. Chui ; Y. J. Mao ; S. Wickramanayakantha</i>	
<b>IMPROVING THE CLEANING PROCESS IN COPPER WIRE BONDING BY ADAPTING BONDING PARAMETERS .....</b>	694
<i>S. Althoff ; A. Unger ; W. Sextro ; F. Eacock</i>	
<b>&lt;200 NM WAFER-TO-WAFER OVERLAY ACCURACY IN WAFER LEVEL CU/SIO2 HYBRID BONDING FOR BSI CIS.....</b>	700
<i>B. Rebhan ; M. Bernauer ; T. Wagenleitner ; M. Heilig ; F. Kurz ; S. Lhostis ; E. Deloffre ; A. Jouve ; V. Balan ; L. Chitu</i>	
<b>RELIABILITY TEST FAILURE ANALYSIS USING ADVANCE FA TECHNIQUES ON CU WIRE BONDED DEVICES .....</b>	704
<i>L. Zhang ; T. C. Chai ; L. C. Wai ; T. W. Lam ; D. P. Vallett ; J. Tang</i>	
<b>HIGH-SPEED OPTICAL THREE DIMENSIONAL MEASUREMENT METHOD FOR MICRO BUMP INSPECTION IN 3D LSI CHIP STACKING TECHNOLOGY .....</b>	709
<i>M. Aoyagi ; N. Watanabe ; K. Kikuchi ; S. Nemoto ; N. Arima ; M. Ishizuka ; K. Suzuki ; T. Shiomi</i>	
<b>BAND WIDENING TECHNIQUE FOR SMALL INTEGRATED PACKAGED ANTENNAS .....</b>	714
<i>M. D. Rotaru ; J. K. Sykulska</i>	
<b>TSV INTEGRATION WITH 20NM CMOS TECHNOLOGY FOR 3D-IC ENABLEMENT .....</b>	718
<i>S. Gao ; S. Kannan ; D. Smith ; R. Agarwal ; R. Alapati</i>	
<b>DEVELOPMENT OF HIGH PERFORMANCE BONDING MACHINES WITH IMPROVED MOTION CONTROL AND INTELLIGENT FINE TUNING ALGORITHM .....</b>	723
<i>H. Yunbo ; C. Xin ; G. Jian ; C. Yun ; Y. Zhijun ; T. Hui ; A. Yinhu</i>	
<b>A NOVEL III-V/SI CHIP-ON-WAFER DIRECT TRANSFER BONDING TECHNOLOGY .....</b>	727
<i>Y. Kurita ; M. Inamura ; Y. Kakumoto ; Y. Yamada ; T. Abe</i>	
<b>INFLUENCE OF ACID COPPER PLATING ADDITIVES ON VOID FORMATION DURING HIGH TEMPERATURE STORAGE .....</b>	733
<i>R. bin Mohd Salleh ; L. C. Yung</i>	
<b>DEFASHING DESIGN RULES AND ITS IMPACT TOWARDS PACKAGE QUALITY .....</b>	738
<i>J. Krishnan ; O. L. Kuan</i>	
<b>INSULATED AU-FLASH PDCU WIRE PROCESSING AND WIRE BOND PROCESS ROBUSTNESS IMPROVEMENTS FOR TBGA &amp; LQFP PACKAGES .....</b>	742
<i>S. C. Teck ; E. P. Leng ; T. L. Chu ; M. R. Ibrahim ; Z. Xi ; L. W. Yee ; S. Dan ; T. C. Wei</i>	
<b>STUDY THE OXIDATION RESISTANCE ON PALLADIUM-COATED FREE AIR BALL .....</b>	748
<i>L. J. Tang ; Y. Zhang</i>	
<b>ELECTROMIGRATION IN HYBRID BONDING INTERCONNECTS FOR 3-D IC IMPACT OF THE DIFFUSION BARRIER.....</b>	754
<i>S. Moreau ; Y. Beillard ; P. Coudrain ; D. Bouchu ; L. Di Cioccio ; L. Arnaud</i>	
<b>ENABLING CU WIRE IN 3D STACK PACKAGE QFN.....</b>	760
<i>R. A. M. Camenforte ; R. F. de Asis ; M. Chowdhury</i>	
<b>BILAYER SILICON OXIDE AND SILICON NITRIDE THICKNESS OOS ELIMINATION .....</b>	767
<i>Q. P. Wen ; S. T. Veera ; H. S. Woon ; C. C. Huat ; L. W. Onn ; C. H. Woon</i>	
<b>IMPROVEMENT OF THE NEAR SHORT FAILURE THROUGH FOREIGN PARTICLE REDUCTION IN PACKAGE .....</b>	769
<i>T. S. Xian ; H. Jonet ; A. R. Hanafi</i>	
<b>A COMPARATIVE STUDY OF THE RELATIVE PERFORMANCES OF THE SINTER-SILVER DIE ATTACH MATERIALS.....</b>	772
<i>Q. Qi</i>	
<b>LARGE FORMAT ENCAPSULATION .....</b>	776
<i>E. Kuah ; J. Y. Hao ; Y. Bin ; W. L. Chan ; W. Kai ; S. C. Ho</i>	

<b>SILICON CAP STRUCTURE DEVELOPMENT AND MICROASSEMBLY FOR FORWARD TACTILE SENSING IN ENDOVASCULAR GUIDEWIRE INTERVENTION</b>	781
<i>R. Lim ; E. L. Tan ; K. L. Tan ; W. Chen ; R. Damalerio ; M. Y. Cheng</i>	
<b>TITANIUM DISILICIDE FORMATION FOR DETECTION OF TEMPERATURE DRIFT AND OXYGEN LEAK IN RAPID THERMAL PROCESSING TOOL</b>	785
<i>N. Sivanantham ; C. C. Hoo ; L. W. Hong ; S. T. Veera</i>	
<b>CHALLENGES AND COUNTERMEASURE OF STRIP FORM REFLOW SCREENING PROCESS FOR FLIP CHIP QFN AND MODULE PACKAGE</b>	791
<i>L. M. Siong ; G. T. Keong ; W. C. Way</i>	
<b>STUDY ON ULTRA LOW LOOP COPPER WIRE BONDING PROCESS USING 0.8MILS CU WIRE FOR LOW PROFILE PACKAGE APPLICATIONS</b>	796
<i>N. B. Jaafar ; E. W. L. Ching</i>	
<b>INVESTIGATION OF 3-PASS LASER GROOVING PROCESS DEVELOPMENT FOR LOW-K DEVICES</b>	800
<i>H. Liu ; J. H. Wang ; S. Xu</i>	
<b>EFFECT OF IMPACT FORCE TOWARDS CU WIRE BONDING RELIABILITY</b>	804
<i>L. C. Chia ; C. K. Yau ; T. S. Chee</i>	
<b>MODELING AND ANALYSIS OF A CONDUCTIVE RUBBER CONTACTOR FOR PACKAGE TEST</b>	809
<i>H. Kim ; B. Bae ; J. J. Kim ; J. Park ; D. Ha ; M. Bae ; J. Kim</i>	
<b>THE INFLUENCE OF ALLOYING ELEMENTS ON METASTABLE NISN4 IN SN-AG SOLDERS ON NI-CONTAINING METALLIZATIONS</b>	813
<i>S. A. Belyakov ; C. M. Gourlay</i>	
<b>IMPACT OF MOLD COMPOUND ON RELIABILITY PERFORMANCE IN ROUGHENED NI/PD/AU-AG PREPLATED LEADFRAME PACKAGE</b>	820
<i>W. H. Li ; K. S. Yong ; A. Acuesta ; J. Schredl</i>	
<b>Author Index</b>	