

2015 IEEE International Electron Devices Meeting (IEDM 2015)

**Washington, DC, USA
7-9 December 2015**



**IEEE Catalog Number: CFP15IED-POD
ISBN: 978-1-4673-9895-4**

**Copyright © 2015 by the Institute of Electrical and Electronic Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP15IED-POD
ISBN (Print-On-Demand):	978-1-4673-9895-4
ISBN (Online):	978-1-4673-9894-7
ISSN:	0163-1918

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

1.1 Moore's Law at 50: Are We Planning for Retirement?	1
<i>Greg Yeric</i>	
1.2 Quantum Computing in Silicon	9
<i>M. Y. Simmons</i>	
1.3 Silicon for Prevention, Cure and Care: A Technology Toolbox of Wearables at the Dawn of a New Health System	13
<i>Chris Van Hoof, Jeroen Van Den Brand, Jelle De Smet, Lars Grieten, Ruben De Francisco</i>	
2.1 First Demonstration of Ge Nanowire CMOS Circuits: Lowest SS of 64 mV/dec, Highest g_{max} of 1057 μS/μm in Ge nFETs and Highest Maximum Voltage Gain of 54 V/V in Ge CMOS Inverters	16
<i>Heng Wu, Wangran Wu, Mengwei Si, Peide D. Ye</i>	
2.2 Experimental Study on Carrier Transport Properties in Extremely-Thin Body Ge-On-Insulator (GOI) p-MOSFETs with GOI Thickness Down to 2 nm	20
<i>Xiao Yu, Jian Kang, Mitsuru Takenaka, Shinichi Takagi</i>	
2.3 First Monolithic Integration of Ge p-FETs and InAs n-FETs on Silicon Substrate: Sub-120 nm III-V Buffer, Sub-5 nm Ultra-Thin Body, Common Raised S/D, and Gate Stack Modules	24
<i>Sachin Yadav, Kian-Hua Tan, Annie, Kian Hui Goh, Sujith Subramanian, Kian Lu Low, Nanyan Chen, Bowen Jia, Soon-Fatt Yoon, Gengchiao Liang, Xiao Gong, Yee-Chia Yeo</i>	
2.4 Germanium-Based Transistors for Future High Performance and Low Power Logic Applications	28
<i>Yee-Chia Yeo, Xiao Gong, Mark J. H. Van Dal, Georgios Vellianitis, Matthias Passlack</i>	
2.5 A Novel Two-Varistors (a-Si/SiN/a-Si) Selected Complementary Atom Switch (2V-1CAS) for Nonvolatile Crossbar Switch with Multiple Fan-Outs	32
<i>N. Banno, M. Tada, K. Okamoto, N. Iguchi, T. Sakamoto, M. Miyamura, Y. Tsuji, H. Hada, H. Ochi, H. Onodera, M. Hashimoto, T. Sugibayashi</i>	
2.6 Direct Bandgap GeSn Microdisk Lasers at 2.5 μm for Monolithic Integration on Si-Platform	36
<i>S. Wirths, R. Geiger, C. Schulte-Braucks, N. Von Den Driesch, D. Stange, T. Zabel, Z. Ikonik, J.-M. Hartmann, S. Mantl, H. Sigg, D. Grützmacher, D. Buca</i>	
3.1 MOVPE In_{1-x}Ga_xAs High Mobility Channel for 3-D NAND Memory	40
<i>E. Capogreco, J. G. Lisoni, A. Arreghini, A. Subirats, B. Kunert, W. Guo, T. Maurice, C.-L. Tan, R. Degraeve, K. De Meyer, G. Van Den Bosch, J. Van Houdt</i>	
3.2 A Novel Double-Density, Single-Gate Vertical Channel (SGVC) 3D NAND Flash That Is Tolerant to Deep Vertical Etching CD Variation and Possesses Robust Read-Disturb Immunity	44
<i>Hang-Ting Lue, Tzu-Hsuan Hsu, Chen-Jun Wu, Wei-Chen Chen, Teng-Hao Yeh, Kuo-Pin Chang, Chih-Chang Hsieh, Pei-Ying Du, Yi-Hsuan Hsiao, Yu-Wei Jiang, Guan-Ru Lee, Roger Lo, Yan-Ru Su, Chiatze Huang, Sheng-Chih Lai, Li-Yang Liang, Chieh-Fang Chen, Min-Feng H</i>	
3.3 A Floating Gate Based 3D NAND Technology with CMOS under Array	48
<i>Krishna Parat, Chuck Dennison</i>	
3.4 The Demonstration of Low-Cost and Logic Process Fully-Compatible OTP Memory on Advanced HKMG CMOS with a Newly Found Dielectric Fuse Breakdown	52
<i>E. R. Hsieh, Z. H. Huang, Steve S. Chung, J. C. Ke, C. W. Yang, C. T. Tsai, T. R. Yew</i>	
3.5 Novel Fast-Switching and High-Data Retention Phase-Change Memory Based on New Ga-Sb-Ge Material	56
<i>H. Y. Cheng, W. C. Chien, M. Brightsky, Y. H. Ho, Y. Zhu, A. Ray, R. Bruce, W. Kim, C. W. Yeh, H. L. Lung, C. Lam</i>	
3.6 Crystalline-as-Deposited ALD Phase Change Material Confined PCM Cell for High Density Storage Class Memory	60
<i>M. Brightsky, N. Sosa, T. Masuda, W. Kim, S. Kim, A. Ray, R. Bruce, J. Gonsalves, Y. Zhu, K. Suu, C. Lam</i>	
4.1 Device and System Level Design Considerations for Analog-Non-Volatile-Memory Based Neuromorphic Architectures	64
<i>S. Burc Eryilmaz, Duygu Kuzum, Shimeng Yu, H.-S. Philip Wong</i>	
4.2 Neuromorphic Architectures for Spiking Deep Neural Networks	68
<i>Giacomo Indiveri, Federico Corradi, Ning Qiao</i>	
4.3 Development of a Neuromorphic Computing System	72
<i>Luping Shi, Jing Pei, Ning Deng, Dong Wang, Lei Deng, Yu Wang, Youhui Zhang, Feng Chen, Mingguo Zhao, Sen Song, Fei Zeng, Guoqi Li, Huanglong Li, Cheng Ma</i>	
4.4 Large-Scale Neural Networks Implemented with Non-Volatile Memory as the Synaptic Weight Element: Comparative Performance Analysis (Accuracy, Speed, and Power)	76
<i>G. W. Burr, P. Narayanan, R. M. Shelby, S. Sidler, I. Boybat, C. Di Nolfo, Y. Leblebici</i>	

4.5 Memristive Based Device Arrays Combined with Spike Based Coding Can Enable Efficient Implementations of Embedded Neuromorphic Circuits.....	80
<i>Christian Gamrat, Olivier Bichler, David Roclin</i>	
4.6 A Mixed-Signal Universal Neuromorphic Computing System	87
<i>Karlheinz Meier</i>	
4.7 Oxide Based Nanoscale Analog Synapse Device for Neural Signal Recognition System	91
<i>Daeseok Lee, Jaesung Park, Kibong Moon, Junwoo Jang, Sangsu Park, Myonglae Chu, Jongin Kim, Jinwoo Noh, Moongu Jeon, Byoung Hun Lee, Boreom Lee, Byung-Geun Lee, Hyunsang Hwang</i>	
4.8 What the Brain Tells Us about the Future of Silicon	95
<i>Jeff Hawkins</i>	
4.9 DARPA Neurcomputing.....	98
<i>Dan Hammerstrom</i>	
5.1 Physical Modeling - A New Paradigm in Device Simulation	101
<i>Z. Stanojevic, O. Baumgartner, F. Mitterbauer, H. Demel, C. Kernstock, M. Karner, V. Eyert, A. France-Lanord, P. Saxe, C. Freeman, E. Wimmer</i>	
5.2 Ab Initio Study of Avalanche Breakdown in Diamond for Power Device Applications	105
<i>Y. Kamakura, T. Kotani, K. Konaga, N. Minamitani, G. Wakimura, N. Mori</i>	
5.3 Numerical Investigation of the Lateral and Vertical Leakage Currents and Breakdown Regimes in GaN-on-Silicon Vertical Structures	109
<i>Davide Cornigli, Susanna Reggiani, Elena Gnani, Antonio Gnudi, Giorgio Baccarani, Peter Moens, Piet Vanmeerbeek, Abhishek Banerjee, Gaudenzio Meneghesso</i>	
5.4 Oxide-Based RRAM: Requirements and Challenges of Modeling and Simulation	113
<i>J. F. Kang, B. Gao, P. Huang, H. T. Li, Y. D. Zhao, Z. Chen, C. Liu, L. F. Liu, X. Y. Liu</i>	
5.5 Charge Storage Efficiency (CSE) Effect in Modeling the Incremental Step Pulse Programming (ISPP) in Charge-Trapping 3D NAND Flash Devices	117
<i>Wei-Chen Chen, Hang-Ting Lue, Yi-Hsuan Hsiao, Tzu-Hsuan Hsu, Xi-Wei Lin, Chih-Yuan Lu</i>	
5.6 Statistical Poly-Si Grain Boundary Model with Discrete Charging Defects and Its 2D and 3D Implementation for Vertical 3D NAND Channels	121
<i>R. Degraeve, S. Clima, V. Putcha, B. Kaczer, Ph. Roussel, D. Linten, G. Groeseneken, A. Arreghini, M. Karner, C. Kernstock, Z. Stanojevic, G. Van Den Bosch, J. Van Houdt, A. Furnemont, A. Thean</i>	
6.1 Carrier Transport Analysis of High-Performance Poly-Si Nanowire Transistor Fabricated by Advanced SPC with Record-High Electron Mobility	125
<i>Minoru Oda, Kiwamu Sakuma, Yuuichi Kamimuta, Masumi Saitoh</i>	
6.2 High Performance Poly Si Junctionless Transistors with Sub-5nm Conformally Doped Layers by Molecular Monolayer Doping and Microwave Incorporating CO₂ Laser Annealing for 3D Stacked ICs Applications.....	129
<i>Yao-Jen Lee, Ta-Chun Cho, Po-Jung Sung, Kuo-Hsing Kao, Fu-Kuo Hsueh, Fu-Ju Hou, Po-Cheng Chen, Hsiu-Chih Chen, Chien-Ting Wu, Shu-Han Hsu, Yi-Ju Chen, Yao-Ming Huang, Yun-Fang Hou, Wen-Hsien Huang, Chih-Chao Yang, Bo-Yuan Chen, Kun-Lin Lin, Min-Cheng Chen</i>	
6.3 Implantation Free GAA Double Spacer Poly-Si Nanowires Channel Junctionless FETs with Sub-1V Gate Operation and near Ideal Subthreshold Swing	133
<i>Po-Yi Kuo, Jer-Yi Lin, Tien-Sheng Chao</i>	
6.4 TFT Backplane Technologies for Advanced Array Applications	137
<i>Robert A. Street, Jeng Ping Lu, Julie Bert, Mark Strnad, Larry E. Antonuk</i>	
6.5 20-nm-Node Trench-Gate-Self-Aligned Crystalline In-Ga-Zn-Oxide FET with High Frequency and Low Off-State Current.....	141
<i>D. Matsubayashi, Y. Asami, Y. Okazaki, M. Kurata, S. Sasagawa, S. Okamoto, Y. Iikubo, T. Sato, Y. Yakubo, R. Honda, M. Tsubuku, M. Fujita, T. Takeuchi, Y. Yamamoto, S. Yamazaki</i>	
6.6 Extremely High Mobility Ultra-Thin Metal-Oxide with ns²np² Configuration	145
<i>C. W. Shih, Albert Chin, Chun-Fu Lu, S. H. Yi</i>	
6.7 Oxide Thin Film Transistor Technology: Capturing Device-Circuit Interactions.....	149
<i>Arokia Nathan, Sungsik Lee, Sanghun Jeon, Reza Chaji</i>	
7.1 Mapping of Wafer-Level Plasma Induced Charge Contour by Novel On-Chip In-Situ Recorders in Advance FinFET Technologies.....	153
<i>Chun-Hsiung Wu, Yi-Pei Tsai, Chrong Jung Lin, Ya-Chin King</i>	
7.2 A Novel Method to Characterize the Effect from the Diffusion of Cu in Through Silicon Via (TSV).....	157
<i>Kyung-Do Kim, Kwi-Wook Kim, Min-Soo Yoo, Yong-Taik Kim, Sung-Kye Park, Sung-Joo Hong, Chan-Hyeong Park, Byung-Gook Park, Jong-Ho Lee</i>	
7.3 A Methodology to Predict the Impact of Wafer Level Chip Scale Package Stress on High-Precision Circuits.....	161
<i>R. Van Dalen, H. P. Tuinhout, M. Stoutjesdijk, J. Van Zwol, J. J. M. Zaai, J. H. J. Janssen, F. H. M. Swartjes, P. A. M. Bastiaansen, M. C. Lammers, L. Brusamarello, M. Stekelenburg</i>	

7.4 A New Insight into BEOL TDDDB Lifetime Model for Advanced Technology Scaling	165
<i>M. N. Chang, Y.-H. Lee, S. Y. Lee, K. Joshi, C. C. Ko, C. C. Chiu, K. Wu</i>	
7.5 Intrinsic Program Instability in HfO₂ RRAM and Consequences on Program Algorithms	169
<i>A. Fantini, G. Gorine, R. Degraeve, L. Goux, C. Y. Chen, A. Redolfi, S. Clima, A. Cabrini, G. Torelli, M. Jurczak</i>	
7.6 Cycling-Induced Degradation of Metal-Oxide Resistive Switching Memory (RRAM)	173
<i>Z.-Q. Wang, S. Ambrogio, S. Balatti, S. Sills, A. Calderoni, N. Ramaswamy, D. Ielmini</i>	
7.7 Distribution Projecting the Reliability for 40 nm ReRAM and beyond Based on Stochastic Differential Equation	177
<i>Z. Wei, K. Eriguchi, S. Muraoka, K. Katayama, R. Yasuhara, K. Kawai, Y. Ikeda, M. Yoshimura, Y. Hayakawa, K. Shimakawa, T. Mikawa, S. Yoneda</i>	
8.1 Through-Cobalt Self Forming Barrier (tCoSFB) for Cu/ULK BEOL: A Novel Concept for Advanced Technology Nodes	181
<i>Takeshi Nogami, Benjamin D. Briggs, Sevim Korkmaz, Moosung Chae, Christopher Penny, Juntao Li, Wei Wang, Paul S. McLaughlin, Terence Kane, Christopher Parks, Anita Madan, Stephan Cohen, Thomas Shaw, Deepika Priyadarshini, Hosadurga Shobha, Son Nguyen, Rag</i>	
8.2 Novel Reconfigured Wafer-to-Wafer (W2W) Hybrid Bonding Technology Using Ultra-High Density Nano-Cu Filaments for Exascale 2.5D/3D Integration	185
<i>K.-W. Lee, C. Nagai, J.-C. Bea, T. Fukushima, R. Suresh, X. Wu, T. Tanaka, M. Koyanagi</i>	
8.3 A Robust Wafer Thinning down to 2.6-μm for Bumpless Interconnects and DRAM WOW Applications	189
<i>Y. S. Kim, S. Kodama, Y. Mizushima, T. Nakamura, N. Maeda, K. Fujimoto, A. Kawai, K. Arai, T. Ohba</i>	
8.4 Advanced Device Performance Impact by Wafer Level 3D Stacked Architecture	193
<i>J. C. Liu, K. C. Huang, Y. H. Chu, J. M. Hung, C. C. Change, Y. L. Wei, J. S. Lin, M. F. Kao, P. T. Chen, S. Y. Huang, H. C. Lin, W. D. Wang, Peter Chou, C. F. Lu, Y. L. Tu, F. J. Shiu, C. F. Huang, C. H. Lin, T. H. Lu, D. N. Yaung</i>	
8.5 New Challenges and Opportunities for 3D Integrations	197
<i>J. Michailos, P. Coudrain, A. Farcy, N. Hotellier, S. Cheramy, S. Lhostis, E. Deloffre, Y. Sanchez, A. Jouve, F. Guyader, E. Saugier, V. Fiori, P. Vivet, M. Vinet, C. Fenouillet-Beranger, F. Casset, P. Batude, F. Boeuf, Y. Henrion, B. Vianne, L.-M. Collin</i>	
8.6 Interest of SiCO Low k=4.5 Spacer Deposited at Low Temperature (400°C) in the Perspective of 3D VLSI Integration	201
<i>D. Benoit, J. Mazurier, B. Varadarajan, S. Chhun, S. Lagrasta, C. Gaumer, D. Galpin, C. Fenouillet-Beranger, D. Vo-Thanh, D. Barge, R. Duru, R. Beneyton, B. Gong, N. Sun, N. Chauvet, P. Ruault, D. Winandy, B. Van Schravendijk, P. Meijer, O. Hinsinger</i>	
8.7 Enabling Low Power BEOL Compatible Monolithic 3D+ Nanoelectronics for IoTs Using Local and Selective Far-Infrared Ray Laser Anneal Technology	205
<i>Chih-Chao Yang, Jia-Min Shieh, Tung-Ying Hsieh, Wen-Hsien Huang, Hsing-Hsiang Wang, Chang-Hong Shen, Tsung-Ta Wu, Yun-Fang Hou, Yi-Ju Chen, Yao-Jen Lee, Min-Cheng Chen, Fu-Liang Yang, Yu-Hsiu Chen, Meng-Chyi Wu, Wen-Kuan Yeh</i>	
8.8 Advanced 3D Monolithic Hybrid CMOS with Sub-50 nm Gate Inverters Featuring Replacement Metal Gate (RMG)-InGaAs nFETs on SiGe-OI Fin pFETs	209
<i>V. Deshpande, V. Djara, E. O'Connor, P. Hashemi, K. Balakrishnan, M. Sousa, D. Caimi, A. Olziersky, L. Czornomaz, J. Fompeyrine</i>	
9.1 Collapse-Free High Power InAlGaIn/GaN-HEMT with 3 W/mm at 96 GHz	213
<i>K. Makiyama, S. Ozaki, T. Ohki, N. Okamoto, Y. Minoura, Y. Niida, Y. Kamada, K. Joshin, K. Watanabe, Y. Miyamoto</i>	
9.2 High Frequency High Breakdown Voltage GaN Transistors	217
<i>F. Medjdoub, N. Herbecq, A. Linge, M. Zegaoui</i>	
9.3 26.5 Terahertz Electrically Triggered RF Switch on Epitaxial VO₂-On-Sapphire (VOS) Wafer	221
<i>H. Madan, H.-T. Zhang, M. Jerry, D. Mukherjee, N. Alem, R. Engel-Herbert, S. Datta</i>	
9.4 Enhancement-Mode GaN Double-Channel MOS-HEMT with Low On-Resistance and Robust Gate Recess	225
<i>Jin Wei, Shenghou Liu, Baikui Li, Xi Tang, Yunyou Lu, Cheng Liu, Mengyuan Hua, Zhaofu Zhang, Gaoifei Tang, Kevin J. Chen</i>	
9.5 A Next Generation CMOS-Compatible GaN-on-Si Transistors for High Efficiency Energy Systems	229
<i>K.-Y. Roy Wong, M.-H. Kwan, F.-W. Yao, M.-W. Tsai, Y.-S. Lin, Y.-C. Chang, P.-C. Chen, R.-Y. Su, J.-L. Yu, F.-J. Yang, G. P. Lansbergen, C.-W. Hsiung, Y.-A. Lai, K.-L. Chiu, C. F. Chen, M.-C. Lin, H.-Y. Wu, C.-H. Chiang, S.-D. Liu, H.-C. Chiu, P.-C. Liu,</i>	
9.6 GaNFET Compact Model for Linking Device Physics, High Voltage Circuit Design and Technology Optimization	233
<i>Ujwal Radhakrishna, Seungbum Lim, Pilsoon Choi, Tomás Palacios, Dimitri Antoniadis</i>	

9.7 GaN-on-GaN p-n Power Diodes with 3.48 kV and 0.95 mΩ cm²: A Record High Figure-of-Merit of 12.8 GW/cm²	237
<i>Kazuki Nomoto, Z. Hu, B. Song, M. Zhu, M. Qi, R. Yan, V. Protasenko, E. Imhoff, J. Kuo, N. Kaneda, T. Mishima, T. Nakamura, D. Jena, Huili Grace Xing</i>	
10.1 Non Volatile Memory Evolution and Revolution	241
<i>Paolo Cappelletti</i>	
10.2 Demonstration of 3D Vertical RRAM with Ultra Low-Leakage, High-Selectivity and Self-Compliance Memory Cells	245
<i>Qing Luo, Xiaoxin Xu, Hongtao Liu, Hangbing Lv, Tiancheng Gong, Shibing Long, Qi Liu, Haitao Sun, Writam Banerjee, Ling Li, Jianfeng Gao, Nianduan Lu, Steve S. Chung, Jing Li, Ming Liu</i>	
10.3 Improvement of Characteristics of NbO₂ Selector and Full Integration of 4F² 2x-nm Tech 1S1R ReRAM	249
<i>Soo Gil Kim, Tae Jung Ha, Seonghyun Kim, Jae Yeon Lee, Kyung Wan Kim, Jung Ho Shin, Yong Taek Park, Suk Pyo Song, Beom Yong Kim, Wan Gee Kim, Jong Chul Lee, Hyun Sun Lee, Jong Ho Song, Eung Rim Hwang, Sang Hoon Cho, Ja Chun Ku, Jong Il Kim, Kyu Sung Kim,</i>	
10.4 Cu BEOL Compatible Selector with High Selectivity (>10⁷), Extremely Low Off-Current (~pA) and High Endurance (>10¹⁰)	253
<i>Qing Luo, Xiaoxin Xu, Hongtao Liu, Hangbing Lv, Tiancheng Gong, Shibing Long, Qi Liu, Haitao Sun, Writam Banerjee, Ling Li, Nianduan Lu, Ming Liu</i>	
10.5 1Kbit FINFET Dielectric (FIND) RRAM in Pure 16nm FinFET CMOS Logic Process	257
<i>Hsin Wei Pan, Kai Ping Huang, Shih Yu Chen, Ping Chun Peng, Zhi Sung Yang, Cheng-Hsiung Kuo, Yue-Der Chih, Ya-Chin King, Chrong Jung Lin</i>	
10.6 Programming-Conditions Solutions Towards Suppression of Retention Tails of Scaled Oxide-Based RRAM	261
<i>C. Y. Chen, A. Fantini, L. Goux, R. Degraeve, S. Clima, A. Redolfi, G. Groeseneken, M. Jurczak</i>	
10.7 Comprehensive Assessment of RRAM-Based PUF for Hardware Security Applications	265
<i>An Chen</i>	
11.1 2RW Dual-Port SRAM Design Challenges in Advanced Technology Nodes	269
<i>Koji Nii, Makoto Yabuuchi, Yoshisato Yokoyama, Yuichiro Ishii, Takeshi Okagaki, Masao Morimoto, Yasumasa Tsukamoto, Koji Tanaka, Miki Tanaka, Shinji Tanaka</i>	
11.2 Design and Process Technology Co-Optimization with SADP BEOL in Sub-10nm SRAM Bitcell	273
<i>Youngtaq Woo, Motoi Ichihashi, Sanjay Parihar, Lei Yuan, Srinivasa Banna, Jongwook Kye</i>	
11.3 Experimental Study on BTI Variation Impacts in SRAM Based on High-k/Metal Gate FinFET: From Transistor Level V_{th} Mismatch, Cell Level SNM to Product Level V_{min}	277
<i>Changze Liu, Hyeonwoo Nam, Kangjung Kim, Seungjin Choo, Hyejin Kim, Hyunjin Kim, Yoohwan Kim, Soonyoung Lee, Sungyoung Yoon, Jungin Kim, Jin Ju Kim, Lira Hwang, Sungmock Ha, Min-Jung Jin, Hyun Chul Sagong, June-Kyun Park, Sangwoo Pae, Jongwoo Park</i>	
11.4 Magnetic Thin-Film Inductors for Monolithic Integration with CMOS	281
<i>Noah Sturcken, Ryan Davies, Hao Wu, Michael Lekas, Kenneth Shepard, K. W. Cheng, C. C. Chen, Y. S. Su, C. Y. Tsai, K. D. Wu, J. Y. Wu, Y. C. Wang, K. C. Liu, C. C. Hsu, C. L. Chang, W. C. Hua, Alex Kalnitsky</i>	
11.5 Reliability Variability Simulation Methodology for IC Design: An EDA Perspective	285
<i>Aixi Zhang, Chunyi Huang, Tianlei Guo, Alvin Chen, Shaofeng Guo, Runsheng Wang, Ru Huang, Jushan Xie</i>	
11.6 Self-Heating on Bulk FinFET from 14nm Down to 7nm Node	289
<i>D. Jang, E. Bury, R. Ritzenthaler, M. Garcia Bardon, T. Chiarella, K. Miyaguchi, P. Raghavan, A. Mocuta, G. Groeseneken, A. Mercha, D. Verkest, A. Thean</i>	
11.7 Adding the Missing Time-Dependent Layout Dependency into Device-Circuit-Layout Co-Optimization - New Findings on the Layout Dependent Aging Effects	293
<i>Pengpeng Ren, Xiaoqing Xu, Peng Hao, Junyao Wang, Runsheng Wang, Ming Li, Jianping Wang, Weihai Bu, Jingang Wu, Waisum Wong, Shaofeng Yu, Hanming Wu, Shih-Wuu Lee, David Z. Pan, Ru Huang</i>	
12.1 Phonon-Limited Performance of Single-Layer, Single-Gate Black Phosphorus n- and p-Type Field-Effect Transistors	297
<i>Aron Szabo, Reto Rhyner, Hamilton Carrillo-Nunez, Mathieu Luisier</i>	
12.2 Effects of Interlayer Interaction in van der Waals Layered Black Phosphorus for Sub-10nm FET	301
<i>Kai-Tak Lam, Sheng Luo, Baokai Wang, Chuang-Han Hsu, Arun Bansil, Hsin Lin, Gengchiao Liang</i>	
12.3 Designing Band-to-Band Tunneling Field-Effect Transistors with 2D Semiconductors for Next-Generation Low-Power VLSI	305
<i>Wei Cao, Junkai Jiang, Jiahao Kang, Deblina Sarkar, Wei Liu, Kaustav Banerjee</i>	
12.4 How Good Is Mono-Layer Transition-Metal Dichalcogenide Tunnel Field-Effect Transistors in Sub-10 nm? - An ab initio Simulation Study	309
<i>Xiang-Wei Jiang, Jun-Wei Luo, Shu-Shen Li, Lin-Wang Wang</i>	

12.5 A Computational Study of van der Waals Tunnel Transistors: Fundamental Aspects and Design Challenges	313
<i>Jiang Cao, Demetrio Logoteta, Sibel Özkaya, Blanca Biel, Alessandro Cresti, Marco Pala, David Esseni</i>	
12.6 Charge Transport Modelling in Organic Semiconductors: From Diodes to Transistors, Memories and Energy Harvesters	317
<i>Aldo Di Carlo, Francesco Santoni</i>	
12.7 Understanding the Nature of Metal-Graphene Contacts: A Theoretical and Experimental Study	321
<i>Teresa Cusati, Gianluca Fiori, Amit Gohai, Vikram Passi, Alessandro Fortunelli, Max Lemme, Giuseppe Iannaccone</i>	
13.1 Ultra-Low Power Sensing Platform for Personal Health and Personal Environmental Monitoring	325
<i>Veena Misra, Bongmook Lee, Pandiaraj Manickam, Michael Lim, Syed Khalid Pasha, Steven Mills, Shekhar Bhansali</i>	
13.2 Highly Integrated CMOS Microsystems to Interface with Neurons at Subcellular Resolution	329
<i>Andreas Hierlemann, Jan Müller, Douglas Bakkum, Felix Franke</i>	
13.3 High Throughput Cell Sorter Based on Lensfree Imaging of Cells	333
<i>L. Lagae, D. Vercruysse, A. Dusa, C. Liu, K. De Wijs, R. Stahl, G. Vanmeerbeeck, B. Majeed, Y. Li, P. Peumans</i>	
13.4 Lensfree Microscopy: A New Framework for the Imaging of Viruses, Bacteria, Cells and Tissue	337
<i>C. P. Allier, S. Vinjimore Kesavan, Y. Hennequin, O. Cioni, F. Momey, T. Bordy, L. Hervé, J.-G. Coutard, S. Morel, A. Berdeu, F. Navarro, J.-M. Dinten</i>	
13.5 Precision Mass Measurements in Solution Reveal Properties of Single Cells and Bioparticles	342
<i>Selim Olcum, Nathan Cermak, Scott R. Manalis</i>	
13.6 Fabrication and analysis of SiN nanopores for direct DNA sequencing	346
<i>I. Yanagi, R. Akahori, T. Iwasaki, Y. Goto, K. Matsui, Y. Nara, N. Manri, M. Aoki, T. Yokoi, K.-I. Takeda</i>	
14.1 Scalpel Soft Retrace Scanning Spreading Resistance Microscopy for 3D-Carrier Profiling in Sub-10nm WFIn FinFET	350
<i>P. Eyben, T. Chiarella, S. Kubicek, H. Bender, O. Richard, J. Mitard, A. Mocuta, N. Horiguchi, A. V.-Y. Thean</i>	
14.2 Tunnel Junction Abruptness, Source Random Dopant Fluctuation and PBTI Induced Variability Analysis of GaAs_{0.4}Sb_{0.6}/In_{0.65}Ga_{0.35}As Heterojunction Tunnel FETs	354
<i>R. Pandey, N. Agrawal, V. Chobpattana, K. Henry, M. Kuhn, H. Liu, M. Labella, C. Eichfeld, K. Wang, J. Maier, S. Stemmer, S. Mahapatra, S. Datta</i>	
14.3 Understanding of BTI for Tunnel FETs	358
<i>W. Mizubayashi, T. Mori, K. Fukuda, Y. Ishikawa, Y. Morita, S. Migita, H. Ota, Y. X. Liu, S. O'Uchi, J. Tsukada, H. Yamauchi, T. Matsukawa, M. Masahara, K. Endo</i>	
14.4 ESD Characterization of Gate-All-Around (GAA) Si Nanowire Devices	362
<i>S.-H. Chen, D. Linten, G. Hellings, A. Veloso, M. Scholz, R. Boschke, G. Groeseneken, N. Collaert, A. Thean</i>	
14.5 On and off State Hot Carrier Reliability in Junctionless High-K MG Gate-All-Around Nanowires	366
<i>M. Cho, G. Hellings, A. Veloso, E. Simoen, Ph. Roussel, B. Kaczer, H. Arimura, W. Fang, J. Franco, P. Matagne, N. Collaert, D. Linten, A. Thean</i>	
14.6 Structural Coordination of Rigidity with Flexibility in Gate Dielectric Films for Sub-nm EOT Ge Gate Stack Reliability	370
<i>Cimang Lu, Akira Toriumi</i>	
14.7 Time Dependent Threshold-Voltage Fluctuations in NAND Flash Memories: From Basic Physics to Impact on Array Operation	374
<i>Akira Goda, Carmine Miccoli, Christian Monzio Compagnoni</i>	
14.8 A Single-Electron Analysis of NAND Flash Memory Programming	378
<i>G. Nicosia, G. M. Paolucci, C. Monzio Compagnoni, D. Resnati, C. Miccoli, A. S. Spinelli, A. L. Lacaita, A. Visconti, A. Goda</i>	
15.1 Diamond-Shaped Ge and Ge_{0.9}Si_{0.1} Gate-All-Around Nanowire FETs with Four {111} Facets by Dry Etch Technology	382
<i>Yao-Jen Lee, Fu-Ju Hou, Shang-Shiun Chuang, Fu-Kuo Hsueh, Kuo-Hsing Kao, Po-Jung Sung, Wei-You Yuan, Jay-Yi Yao, Yu-Chi Lu, Kun-Lin Lin, Chien-Ting Wu, Hsu-Chih Chen, Bo-Yuan Chen, Guo-Wei Huang, Henry J. H. Chen, Jiun-Yun Li, Yiming Li, Seiji Samukawa,</i>	
15.2 InGaAs 3D MOSFETs with Drastically Different Shapes Formed by Anisotropic Wet Etching	386
<i>J. Zhang, M. Si, X. B. Lou, W. Wu, R. G. Gordon, P. D. Ye</i>	
15.3 Novel Wafer-Scale Uniform Layer-by-Layer Etching Technology for Line Edge Roughness Reduction and Surface Flattening of 3D Ge Channels	390
<i>Y. Morita, T. Maeda, H. Ota, W. Mizubayashi, S. O'Uchi, M. Masahara, T. Matsukawa, K. Endo</i>	
15.4 Gate-All-Around CMOS (InAs n-FET and GaSb p-FET) Based on Vertically-Stacked Nanowires on a Si Platform, Enabled by Extremely-Thin Buffer Layer Technology and Common Gate Stack and Contact Modules	394
<i>Kian-Hui Goh, Kian-Hua Tan, Sachin Yadav, Annie, Soon-Fatt Yoon, Gengchiao Liang, Xiao Gong, Yee-Chia Yeo</i>	

15.5 Present Status and Future Prospects of Nano-Carbon Interconnect Technologies for LSIs	398
<i>Yuji Awano</i>	
15.6 High-Performance Photonic BiCMOS Process for the Fabrication of High-Bandwidth Electronic-Photonic Integrated Circuits	402
<i>D. Knoll, S. Lischke, R. Barth, L. Zimmermann, B. Heinemann, H. Rücker, C. Mai, M. Kroh, A. Peczek, A. Awny, C. Ulusoy, A. Trusch, A. Krüger, J. Drews, M. Fraschke, D. Schmidt, M. Lisker, K. Voigt, E. Krune, A. Mai</i>	
15.7 Application-Oriented Performance of RF CMOS Technologies on Flexible Substrates	406
<i>Justine Philippe, A. Lecavelier, M. Berthomé, J.-F. Robillard, C. Gaquière, F. Danneville, D. Gloria, C. Raynaud, E. Dubois</i>	
16.1 State-of-the-Art GaN Vertical Power Devices	410
<i>Tetsu Kachi</i>	
16.2 200mm GaN-on-Si Epitaxy and e-Mode Device Technology	414
<i>D. Marcon, Y. N. Saripalli, S. Decoutere</i>	
16.3 High-K Gate Dielectric Depletion-Mode and Enhancement-Mode GaN MOS-HEMTs for Improved OFF-State Leakage and DIBL for Power Electronics and RF Applications	418
<i>H. W. Then, L. A. Chow, S. Dasgupta, S. Gardner, M. Radosavljevic, V. R. Rao, S. H. Sung, G. Yang, P. Fischer</i>	
16.4 Renovation of Power Devices by GaN-Based Materials	422
<i>Daisuke Ueda</i>	
16.5 From Epitaxy to Converters Topologies What Issues for 200 mm GaN/Si?	426
<i>L. Di Cioccio, E. Morvan, M. Charles, P. Perichon, A. Torres, F. Ayel, D. Bergogne, Y. Baines, M. Fayolle, R. Escoffier, W. Vandendaele, D. Barranger, G. Garnier, L. Mendizabal, B. Thollin, M. Plissonnier</i>	
16.6 Advanced Power Electronic Devices Based on Gallium Nitride (GaN)	430
<i>Daniel Piedra, Bin Lu, Min Sun, Yuhao Zhang, Elison Matioli, Feng Gao, Jinwook Chung, Omair Saadat, Ling Xia, Mohamed Azize, Tomás Palacios</i>	
16.7 Increasing the Switching Frequency of GaN HFET Converters	434
<i>Brian Hughes, Rongming Chu, James Lazar, Karim Boutros</i>	
16.8 SiC- and GaN-Based Power Devices: Technologies, Products Andapplications	438
<i>S. Coffa, M. Saggio, A. Patti</i>	
17.1 NVM Neuromorphic Core with 64k-Cell (256-by-256) Phase Change Memory Synaptic Array with On-Chip Neuron Circuits for Continuous In-Situ Learning	443
<i>S. Kim, M. Ishii, S. Lewis, T. Perri, M. Brightsky, W. Kim, R. Jordan, G. W. Burr, N. Sosa, A. Ray, J.-P. Han, C. Miller, K. Hosokawa, C. Lam</i>	
17.2 Investigation of the Potentialities of Vertical Resistive RAM (VRRAM) for Neuromorphic Applications	447
<i>G. Piccolboni, G. Molas, J. M. Portal, R. Coquand, M. Bocquet, D. Garbin, E. Vianello, C. Carabasse, V. Delaye, C. Pellissier, T. Magis, C. Cagli, M. Gely, O. Cueto, D. Deleruyelle, G. Ghibaud, B. De Salvo, L. Perniola</i>	
17.3 Scaling-Up Resistive Synaptic Arrays for Neuro-Inspired Architecture: Challenges and Prospect	451
<i>Shimeng Yu, Pai-Yu Chen, Yu Cao, Lixue Xia, Yu Wang, Huaqiang Wu</i>	
17.4 Modeling and Implementation of Firing-Rate Neuromorphic-Network Classifiers with Bilayer Pt/Al₂O₃/TiO_{2-x}/Pt Memristors	455
<i>M. Prezioso, I. Kataeva, F. Merrikh-Bayat, B. Hoskins, G. Adam, T. Sota, K. Likharev, D. Strukov</i>	
17.5 Efficient In-Memory Computing Architecture Based on Crossbar Arrays	459
<i>Bing Chen, Fuxi Cai, Jiantao Zhou, Wen Ma, Patrick Sheridan, Wei D. Lu</i>	
17.6 High Density Neuromorphic System with Mo/Pr_{0.7}Ca_{0.3}MnO₃ Synapse and NbO₂ IMT Oscillator Neuron	463
<i>Kibong Moon, Euijun Cha, Jaesung Park, Sanggyun Gi, Myonglae Chu, Kyungjoon Baek, Byunggeun Lee, Sangho Oh, Hyunsang Hwang</i>	
17.7 Optimized Learning Scheme for Grayscale Image Recognition in a RRAM Based Analog Neuromorphic System	467
<i>Zhe Chen, Bin Gao, Zheng Zhou, Peng Huang, Haitong Li, Wenjia Ma, Dongbin Zhu, Lifeng Liu, Xiaoyan Liu, Jinfeng Kang, Hong-Yu Chen</i>	
17.8 Gate/Source Overlapped Heterojunction Tunnel FET for Non-Boolean Associative Processing with Plasticity	471
<i>A. R. Trivedi, R. Pandey, H. Liu, S. Datta, S. Mukhopadhyay</i>	
18.1 Energy-Delay Performance Optimization of NEM Logic Relay	475
<i>Chuang Qian, Alexis Peschot, Daniel J. Connelly, Tsu-Jae King Liu</i>	
18.2 A Two-Gap Capacitive Structure for High Aspect-Ratio Capacitive Sensor Arrays	479
<i>Yemin Tang, Khalil Najafi</i>	

18.3 Polysilicon Nanowire NEMS Fabricated at Low Temperature for above IC NEMS Mass Sensing Applications.....	483
<i>I. Ouerghi, M. Sansa, W. Ludurczak, L. Duraffourg, K. Benedetto, P. Besombes, T. Moffitt, B. Adams, D. Larmagnac, P. Gergaud, C. Poulain, A. I. Vidana, C. Ladner, J. M. Fabbri, D. Muiyard, G. Rodriguez, G. Rabille, O Pollet, P. Brianceau, S. Kerdiles, S. H</i>	
18.4 A Reliable CMOS-MEMS Platform for Titanium Nitride Composite (TiN-C) Resonant Transducers with Enhanced Electrostatic Transduction and Frequency Stability.....	487
<i>Ming-Huang Li, Chao-Yu Chen, Sheng-Shian Li</i>	
18.5 Spurious Mode Suppression in SH0 Lithium Niobate Laterally Vibrating MEMS Resonators.....	491
<i>Yong-Ha Song, Songbin Gong</i>	
18.6 Super High Frequency Lithium Niobate Surface Acoustic Wave Transducers up to 14 GHz.....	495
<i>Mohammad Ali Mohammad, Xiao Chen, Qian-Yi Xie, Bo Liu, James Conway, He Tian, Yi Yang, Tian-Ling Ren</i>	
18.7 Output Enhancement of Triboelectric Energy Harvester by Micro-Porous Triboelectric Layer.....	499
<i>Daewon Kim, Byeong-Woon Hwang, Jin-Woo Han, Myeong-Lok Seol, Yura Oh, Yang-Kyu Choi</i>	
19.1 Flexible Electronics for Commercial and Defense Applications.....	503
<i>Eric W. Forsythe, Benjamin Leever, Mark Gordon, Richard Vata, David Morton, Michael Durstock, Robert Woods</i>	
19.2 Materials and Design Considerations for Fast Flexible and Stretchable Electronics.....	507
<i>Zhenqiang Ma, Yei Hwan Jung, Jung-Hun Seo, Tzu-Hsuan Chang, Sang June Cho, Juhwang Lee, Huilong Zhang, Weidong Zhou</i>	
19.3 ACF-Packaged Ultrathin Si-Based Flexible NAND Flash Memory.....	511
<i>Do Hyun Kim, Hyeon Gyun Yoo, Daniel J. Joe, Keon Jae Lee</i>	
19.4 Free Form CMOS Electronics: Physically Flexible and Stretchable.....	515
<i>M. M. Hussain, J. P. Rojas, G. A. Torres Sevilla, A. M. Hussain, M. T. Ghoneim, A. N. Hanna, A. T. Kutbee, J. M. Nassar, M. Cruz</i>	
19.5 Large Area Sensing Surfaces: Flexible Organic Printed Interfacing Circuits and Sensors.....	519
<i>S. Jacob, M. Benwadih, J. Bablet, M. Charbonneau, A. Aliane, A. Plihon, A. Revaux</i>	
19.6 ZnO Thin Film Transistors for More Than Just Displays.....	523
<i>Haoyu U. Li, J. Israel Ramirez, Kaige G. Sun, Yiyang Gong, Yuanyuan V. Li, Thomas N. Jackson</i>	
19.7 Organic Thin Film Transistors for Flexible Electronics.....	527
<i>Charlotte Harrison, Ian Horne, Mike Banach</i>	
19.8 Flexible 2D FETs Using hBN Dielectrics.....	531
<i>Nicholas Petrone, Xu Cui, James Hone, Tauran Chari, Kenneth Shepard</i>	
20.1 Gate-Sided Hydrogen Release as the Origin of "Permanent" NBTI Degradation: From Single Defects to Lifetimes.....	535
<i>T. Grasser, M. Walzl, Y. Wimmer, W. Goes, R. Kosik, G. Rzepa, H. Reisinger, G. Pobegen, A. El-Sayed, A. Shluger, B. Kaczer</i>	
20.2 Off-State Self-Heating, Micro-Hot-Spots, and Stress-Induced Device Considerations in Scaled Technologies.....	539
<i>S. O. Koswatta, N. Mavilla, M. Bajaj, J. Johnson, S. Gundapaneni, C. Scott, G. Freeman, D. Poindexter, P. S. McLaughlin, S. W. Mittl, L. Sigal, J. D. Warnock, N. Zamdmer, S. Lee, R. Wachnik, C.-H. Lin, E. Nowak</i>	
20.3 Fundamental Trade-Off between Short-Channel Control and Hot Carrier Degradation in an Extremely-Thin Silicon-on-Insulator (ETSOI) Technology.....	543
<i>S. H. Shin, M. A. Wahab, W. Ahn, A. Ziabari, K. Maize, A. Shakouri, Muhammad A. Alam</i>	
20.4 Hot Carrier Aging and Its Variation under Use-Bias: Kinetics, Prediction, Impact on Vdd and SRAM.....	547
<i>M. Duan, J. F. Zhang, A. Manut, Z. Ji, W. Zhang, A. Asenov, L. Gerrier, D. Reid, H. Razaidi, D. Vigar, V. Chandra, R. Aitken, B. Kaczer, G. Groseneken</i>	
20.5 Technology Scaling and Reliability: Challenges and Opportunities.....	551
<i>V. Huard, F. Cacho, X. Federspiel, W. Arfaoui, M. Saliva, D. Angot</i>	
20.6 Considering Physical Mechanisms and Geometry Dependencies in 14nm FinFET Circuit Aging and Product Validations.....	557
<i>S. W. Pae, H. C. Sagong, C. Liu, M. J. Jin, Y. H. Kim, S. J. Choo, J. J. Kim, H. J. Kim, S. Y. Yoon, H. W. Nam, H. W. Shim, S. M. Park, J. K. Park, S. C. Shin, J. W. Park</i>	
20.7 Assessing the Impact of RTN on Logic Timing Margin Using a 32nm Dual Ring Oscillator Array.....	561
<i>Qianying Tang, Chris H. Kim</i>	
20.8 Implications of Variability on Resilient Design.....	565
<i>Robert Aitken, Vikas Chandra, David Pietromonaco</i>	
21.1 Understanding and Mitigating High-k Induced Device Width and Length Dependencies for FinFET Replacement Metal Gate Technology.....	568
<i>T. Ando, Y. Yamashita, S. Fan, I. Ok, R. Sathiyarayanan, R. Pandey, S. Khan, A. Dasgupta, A. Madan, Q. Yuan, M. Chace, P. Dehaven, H. Bu, V. Narayanan</i>	

21.3 Enhanced Sub 20-nm FinFET Performance by Stacked Gate Dielectric with Less Oxygen Vacancies Featuring Higher Current Drive Capability and Superior Reliability.....	576
<i>Yu-Hsun Chen, Chin-Yu Chen, Cheng-Lin Cho, Ching-Heng Hsieh, Yung-Chun Wu, Kuei-Shu Chang-Liao, Yung-Hsien Wu</i>	
21.4 Self-Decomposition of SiO₂ Due to Si-Chemical Potential Increase in SiO₂ between HfO₂ and Substrate - Comprehensive Understanding of SiO₂-IL Scavenging in HfO₂ Gate Stacks on Si, SiGe and SiC	580
<i>Xiuyan Li, Akira Toriumi</i>	
21.5 Preferential Oxidation of Si in SiGe for Shaping Ge-Rich SiGe Gate Stacks	584
<i>Che-Tsung Chang, Akira Toriumi</i>	
21.6 Ge nFET with High Electron Mobility and Superior PBTI Reliability Enabled by Monolayer-Si Surface Passivation and La-Induced Interface Dipole Formation.....	588
<i>H. Arimura, S. Sioncke, D. Cott, J. Mitard, T. Conard, W. Vanherle, R. Loo, P. Favia, H. Bender, J. Meererschaut, L. Witters, H. Mertens, J. Franco, L.-å. Ragnarsson, G. Pourtois, M. Heyns, A. Mocuta, N. Collaert, A. V.-Y. Thean</i>	
21.7 1.5x10⁻⁹ Ω-cm² Contact Resistivity on Highly Doped Si:P Using Ge Pre-Amorphization and Ti Silicidation.....	592
<i>H. Yu, M. Schaeckers, E. Rosseel, A. Peter, J.-G. Lee, W.-B. Song, S. Demuynck, T. Chiarella, L.-å. Ragnarsson, S. Kubicek, J. Everaert, N. Horiguchi, K. Barla, D. Kim, N. Collaert, A. V.-Y. Thean, K. De Meyer</i>	
21.8 Novel Junction Design for NMOS Si Bulk-FinFETs with Extension Doping by PEALD Phosphorus Doped Silicate Glass	596
<i>Y. Sasaki, R. Ritzenthaler, Y. Kimura, D. De Roest, X. Shi, A. De Keersgieter, M. S. Kim, S. A. Chew, S. Kubicek, T. Schram, Y. Kikuchi, S. Demuynck, A. Veloso, W. Vandervorst, N. Horiguchi, D. Mocuta, A. Mocuta, A. V.-Y. Thean</i>	
22.1 Tunneling Field Effect Transistors: Device and Circuit Considerations for Energy Efficient Logic Opportunities.....	600
<i>Ian A. Young, Uygur E. Avci, Daniel H. Morris</i>	
22.2 First Foundry Platform of Complementary Tunnel-FETs in CMOS Baseline Technology for Ultralow-Power IoT Applications: Manufacturability, Variability and Technology Roadmap	604
<i>Qianqian Huang, Rundong Jia, Cheng Chen, Hao Zhu, Lingyi Guo, Junyao Wang, Jiaxin Wang, Chunlei Wu, Runsheng Wang, Weihai Bu, Jing Kang, Wenbo Wang, Hanming Wu, Shih-Wu Lee, Yangyuan Wang, Ru Huang</i>	
22.3 Novel SiGe/Si Line Tunneling TFET with High Ion at Low VDD and Constant SS.....	608
<i>S. Blaesser, S. Glass, C. Schulte-Braucks, K. Narimani, N. V. D. Driesch, S. Wirths, A. T. Tiedemann, S. Trellenkamp, D. Buca, Q. T. Zhao, S. Mantl</i>	
22.4 Quantifying the Impact of Gate Efficiency on Switching Steepness of Quantum-Well Tunnel-FETs: Experiments, Modeling, and Design Guidelines	612
<i>Tao Yu, Ujwal Radhakrishna, Judy L. Hoyt, Dimitri A. Antoniadis</i>	
22.5 Prospects for Ferroelectric HfZrOx FETs with Experimentally CET=0.98nm, SS_{for}=42mV/dec, SS_{rev}=28mV/dec, Switch-OFF <0.2V, and Hysteresis-Free Strategies.....	616
<i>M. H. Lee, P.-G. Chen, C. Liu, K.-Y. Chu, C.-C. Cheng, M.-J. Xie, S.-N. Liu, J.-W. Lee, S.-J. Huang, M.-H. Liao, M. Tang, K.-S. Li, M.-C. Chen</i>	
22.6 Sub-60mV-Swing Negative-Capacitance FinFET without Hysteresis.....	620
<i>Kai-Shin Li, Pin-Guang Chen, Tung-Yan Lai, Chang-Hsien Lin, Cheng-Chih Cheng, Chun-Chi Chen, Yun-Jie Wei, Yun-Fang Hou, Ming-Han Liao, Min-Hung Lee, Min-Cheng Chen, Jia-Min Sheih, Wen-Kuan Yeh, Fu-Liang Yang, Sayeef Salahuddin, Chenming Hu</i>	
22.7 Super Steep Subthreshold Slope PN-Body Tied SOI FET with Ultra Low Drain Voltage Down to 0.1V	624
<i>Jiro Ida, Takayuki Mori, Yousuke Kuramoto, Takashi Horii, Takahiro Yoshida, Kazuma Takeda, Hiroki Kasai, Masao Okihara, Yasuo Arai</i>	
25.1 MTJ Based "Normally-Off Processors" Featuring Thermal Stability Factor Engineered Perpendicular MTJ, L2 Cache Based on 2T-2MTJ Cell, L3 and Last Level Cache Based on 1T-1MTJ Cell and Novel Error Handling Scheme	628
<i>K. Ikegami, H. Noguchi, S. Takaya, C. Kamata, M. Amano, K. Abe, K. Kushida, E. Kitagawa, T. Ochiai, N. Shimomura, D. Saida, A. Kawasumi, H. Hara, J. Ito, S. Fujita</i>	
25.2 High Performance Passive Devices for Millimeter Wave System Integration on Integrated Fan-Out (InFO) Wafer Level Packaging Technology	632
<i>Chung-Hao Tsai, Jeng-Shien Hsieh, Wei-Heng Lin, Liang-Ju Yen, Jeng-Nan Hung, Tai-Hao Peng, Hsi-Ching Wang, Cheng-Yu Kuo, Isaac Huang, Welling Chu, Yi-Yang Lei, C. H. Yu, Lawrence C. Sheu, Ching-Hua Hsieh, C. S. Liu, Kuo-Chung Yee, Chuei-Tang Wang, Doug</i>	
25.3 A 3/5 GHz Reconfigurable CMOS Low-Noise Amplifier Integrated with a Four-Terminal Phase-Change RF Switch	636
<i>Rahul Singh, Greg Slovin, Min Xu, Ahmad Khairi, Sandipan Kundu, T. E. Schlesinger, James A. Bain, Jeyanandh Paramesh</i>	

25.4 Low-Cost and TSV-Free Monolithic 3D-IC with Heterogeneous Integration of Logic, Memory and Sensor Analogy Circuitry for Internet of Things.....	640
<i>Tsung-Ta Wu, Chang-Hong Shen, Jia-Min Shieh, Wen-Hsien Huang, Hsing-Hsiang Wang, Fu-Kuo Hsueh, Hisu-Chih Chen, Chih-Chao Yang, Tung-Ying Hsieh, Bo-Yuan Chen, Yu-Shao Shiao, Chao-Shun Yang, Guo-Wei Huang, Kai-Shin Li, Ting-Jen Hsueh, Chien-Fu Chen, Wei-Hao</i>	
25.5 New Devices for Internet of Things: A Circuit Level Perspective	644
<i>W. Dehaene, A. S. Verhulst</i>	
25.6 Robust and Compact Key Generator Using Physically Unclonable Function Based on Logic-Transistor-Compatible Poly-Crystalline-Si Channel FinFET Technology	648
<i>Shin-Ichi O'Uchi, Yongxun Liu, Yohei Hori, Toshifumi Irisawa, Hiroshi Fuketa, Yukinori Morita, Shinji Migita, Takahiro Mori, Tadashi Nakagawa, Junichi Tsukada, Hanpei Koike, Meishoku Masahara, Takashi Matsukawa</i>	
25.7 An Integrated Silicon Photonics Technology for O-Band Datacom	652
<i>N. B. Feilchenfeld, F. G. Anderson, T. Barwicz, S. Chilstedt, Y. Ding, J. Ellis-Monaghan, D. M. Gill, C. Hedges, J. Hofrichter, F. Horst, M. Khater, E. Kiewra, R. Leidy, Y. Martin, K. McLean, M. Nicewicz, J. S. Orcutt, B. Porth, J. Proesel, C. Reinholm, J</i>	
25.8 150 GHz F_{MAX} with High Drain Breakdown Voltage Immunity by Multi Gate Oxide Dual Work-Function (MGO-DWF)-MOSFET	656
<i>T. Miyata, H. Tanaka, K. Kagimoto, M. Kamiyashiki, M. Kamimura, A. Hidaka, M. Goto, K. Adachi, A. Hokazono, T. Ohguro, K. Nagaoka, Y. Watanabe, S. Hirooka, Y. Ito, S. Kawanaka, K. Ishimaru</i>	
26.1 Fully Functional Perpendicular STT-MRAM Macro Embedded in 40 nm Logic for Energy-Efficient IOT Applications.....	660
<i>Yu Lu, Tom Zhong, W. Hsu, S. Kim, X. Lu, J. J. Kan, C. Park, W. C. Chen, X. Li, X. Zhu, P. Wang, M. Gottwald, J. Fatehi, L. Seward, J. P. Kim, N. Yu, G. Jan, J. Haq, S. Le, Y. J. Wang, L. Thomas, J. Zhu, H. Liu, Y. J. Lee, R. Y. Tong, K. Pi, D. Shen, R. H</i>	
26.2 Systematic Optimization of 1 Gbit Perpendicular Magnetic Tunnel Junction Arrays for 28 nm Embedded STT-MRAM and Beyond.....	664
<i>C. Park, J. J. Kan, C. Ching, J. Ahn, L. Xue, R. Wang, A. Kontos, S. Liang, M. Bangar, H. Chen, S. Hassan, M. Gottwald, X. Zhu, M. Pakala, S. H. Kang</i>	
26.3 STT-MRAM with Double Magnetic Tunnel Junctions.....	668
<i>G. Hu, J. H. Lee, J. J. Nowak, J. Z. Sun, J. Harms, A. Annunziata, S. Brown, W. Chen, Y. H. Kim, G. Lauer, L. Liu, N. Marchack, S. Murthy, E. J. O'Sullivan, J. H. Park, M. Reuter, R. P. Robertazzi, P. L. Trouilloud, Y. Zhu, D. C. Worledge</i>	
26.4 Solving the Paradox of the Inconsistent Size Dependence of Thermal Stability at Device and Chip-Level in Perpendicular STT-MRAM.....	672
<i>Luc Thomas, Guenole Jan, Son Le, Yuan-Jen Lee, Huanlong Liu, Jian Zhu, Santiago Serrano-Guisan, Ru-Ying Tong, Keyu Pi, Dongna Shen, Renren He, Jesmin Haq, Zhongjian Teng, Rao Annapragada, Vinh Lam, Yu-Jen Wang, Tom Zhong, Terry Torng, Po-Kang Wang</i>	
26.5 20nm DRAM: A New Beginning of Another Revolution.....	676
<i>J. M. Park, Y. S. Hwang, S.-W. Kim, S. Y. Han, J. S. Park, J. Kim, J. W. Seo, B. S. Kim, S. H. Shin, C. H. Cho, S. W. Nam, H. S. Hong, K. P. Lee, G. Y. Jin, E. S. Jung</i>	
26.6 Gate-First High-k/Metal Gate DRAM Technology for Low Power and High Performance Products.....	680
<i>Minchul Sung, Se-Aug Jang, Hyunjin Lee, Yun-Hyuck Ji, Jae-Il Kang, Tae-O Jung, Tae-Hang Ahn, Yun-Ik Son, Hyung-Chul Kim, Sun-Woo Lee, Seung-Mi Lee, Jung-Hak Lee, Seung-Beom Baek, Eun-Hyup Doh, Heung-Jae Cho, Tae-Young Jang, Il-Sik Jang, Jae-Hwan Han, Kyun</i>	
26.7 A Novel Bi-Stable 1-Transistor SRAM for High Density Embedded Applications.....	684
<i>Jin-Woo Han, Benjamin Louie, Neal Berger, Valentin Abramzon, Stefan K. Lai, Zvi Or-Bach, Peter Lee, Runzi Chang, Winston Lee, Yoshio Nishi, Yuniarto Widjaja</i>	
26.8 Evidence of Single Domain Switching in Hafnium Oxide Based FeFETs: Enabler for Multi-Level FeFET Memory Cells.....	688
<i>H. Mulaosmanovic, S. Slesazeck, J. Ocker, M. Pesic, S. Müller, S. Flachowsky, J. Müller, P. Polakowski, J. Paul, S. Jansen, S. Kolodinski, C. Richter, S. Piontek, T. Schenk, A. Kersch, C. Künneth, R. Van Bentum, U. Schröder, T. Mikolajick</i>	
27.1 The Challenging Promise of 2D Materials for Electronics	691
<i>G. Fiori, G. Iannaccone</i>	
27.2 Epitaxial CVD Growth of High-Quality Graphene and Recent Development of 2D Heterostructures	695
<i>Hiroki Ago, Yui Ogawa, Kenji Kawahara, Yoshito Ito, Baoshan Hu, Carlo M. Orofeo, Pablo Solís Fernández, Hiroko Endo, Hiroki Hibino, Seigi Mizuno, Kazuhito Tsukagoshi, Masaharu Tsuji</i>	
27.3 2D Layered Materials: From Materials Properties to Device Applications.....	699
<i>Peida Zhao, Sujay Desai, Mahmut Tosun, Tania Roy, Hui Fang, Angada Sachid, Matin Amani, Chenming Hu, Ali Javey</i>	
27.4 High-Frequency Scaled MoS₂ Transistors.....	703
<i>Daria Krasnozhan, Subhojit Dutta, Clemens Nyffeler, Yusuf Leblebici, Andras Kis</i>	

27.5 Bandgap Engineering in 2D Layered Materials	707
<i>Tao Chu, Zhihong Chen</i>	
27.6 van der Waals Junctions of Layered 2D Materials for Functional Devices	711
<i>Tomoki Machida, Rai Moriya, Miho Arai, Yohta Sata, Takehiro Yamaguchi, Naoto Yabuki, Sei Morikawa, Satoru Masubuchi, Keiji Ueno</i>	
27.7 Roll-to-Roll Synthesis and Patterning of Graphene and 2D Materials	715
<i>Taejun Choi, Sang Jin Kim, Subeom Park, Taekyong Hwang, Youngro Jeon, Byung Hee Hong</i>	
28.1 Transport Mechanism in Sub 100°C Processed High Mobility Polycrystalline ZnO Transparent Thin Film Transistors.....	719
<i>P. B. Pillai, M. M. De Souza</i>	
28.2 Physical-Based Analytical Model of Flexible a-IGZO TFTs Accounting for Both Charge Injection and Transport	723
<i>M. Ghittorelli, F. Torricelli, J.-L. Van Der Steen, C. Garripoli, A. Tripathi, G. H. Gelinck, E. Cantatore, Zs. M. Kovács-Vajna</i>	
28.3 Predictive Compact Modeling of Random Variations in FinFET Technology for 16/14nm Node and Beyond.....	727
<i>Xiaobo Jiang, Xingsheng Wang, Runsheng Wang, Binjie Cheng, Asen Asenov, Ru Huang</i>	
28.4 A New Surface Potential Based Physical Compact Model for GFET in RF Applications	731
<i>Lingfei Wang, Songang Peng, Zhiwei Zong, Ling Li, Wei Wang, Guangwei Xu, Nianduan Lu, Zhuoyu Ji, Zhi Jin, Ming Liu</i>	
28.5 Physics-Based Compact Modeling Framework for State-of-the-Art and Emerging STT-MRAM Technology	735
<i>Nuo Xu, Jing Wang, Yang Lu, Hong-Hyun Park, Bo Fu, Renyu Chen, Woosung Choi, Dmytro Apalkov, Sungchul Lee, Sungmin Ahn, Yohan Kim, Yutaka Nishizawa, Keun-Ho Lee, Youngkwan Park, Eun Seung Jung</i>	
28.6 Physics-Based Compact Modeling of Charge Transport in Nanoscale Devices.....	739
<i>Shaloo Rakheja, Dimitri Antoniadis</i>	
29.1 Field-Effect Control of Ions beyond Debye-Screening Limit in Nanofluidic Transistors.....	743
<i>Qiushi Ran, Yang Liu, Robert W. Dutton</i>	
29.2 High Performance Dual-Gate ISFET with Non-Ideal Effect Reduction Schemes in a SOI-CMOS Bioelectrical SoC.....	747
<i>Y.-J. Huang, C.-C. Lin, J.-C. Huang, C.-H. Hsieh, C.-H. Wen, T.-T. Chen, L.-S. Jeng, C.-K. Yang, J.-H. Yang, F. Tsui, Y.-S. Liu, S. Liu, M. Chen</i>	
29.3 1.3 Mega Pixels CCD pH Imaging Sensor with 3.75 μm Spatial Resolution.....	751
<i>Y. Edo, Y. Tamai, S. Yamazaki, Y. Inoue, Y. Kanazawa, Y. Nakashima, T. Yoshida, T. Arakawa, S. Saitoh, M. Maegawa, M. Ohnishi, M. Kitao, T. Nakahashi, Y. Suzuki, F. Dasai, J. Nakai, H. Kawanishi, N. Awaya, K. Sawada</i>	
29.4 A Microfabricated Electronic Microplate Platform for Low-Cost Repeatable Biosensing Applications.....	755
<i>Muneeb Zia, Taiyun Chi, Chaoqi Zhang, Paragkumar Thadesar, Tracy Hookway, Joe Gonzalez, Todd McDevitt, Hua Wang, Muhannad S. Bakir</i>	
29.5 High-Density Optrode-Electrode Neural Probe Using Si_3N_4 Photonics for In Vivo Optogenetics.....	759
<i>Luis Hoffman, Marleen Welkenhuysen, Alexandru Andrei, Silke Musa, Zhenxiang Luo, Sarah Libbrecht, Simone Severi, Philippe Soussan, Veerle Baekelandt, Sebastian Haesler, Georges Gielen, Robert Puers, Dries Braeken</i>	
29.6 An Ultra Thin Implantable System for Cerebral Blood Volume Monitoring Using Flexible OLED and OPD	763
<i>Youngwan Kim, Christopher Choi, En-Chen Chen, Andy G. S. Daniel, Amrita Masurkar, Theodore H. Schwartz, Hongtao Ma, Ioannis Kymissis</i>	
29.7 An Ultraflexible Microbubble Blood Pressure Sensor for Interventional Treatment.....	767
<i>Longjun Tang, Jingquan Liu, Bin Yang</i>	
30.1 Multi-Storied Photodiode CMOS Image Sensor for Multiband Imaging with 3D Technology	771
<i>Y. Takemoto, K. Kobayashi, M. Tsukimura, N. Takazawa, H. Kato, S. Suzuki, J. Aoki, T. Kondo, H. Saito, Y. Gomi, S. Matsuda, Y. Tadaki</i>	
30.2 First Demonstration of 0.9 μm Pixel Global Shutter Operation by Novel Charge Control in Organic Photoconductive Film	775
<i>M. Takase, Y. Miyake, T. Yamada, T. Tamaki, M. Murakami, Y. Inoue</i>	
30.3 Color Image Sensor with Organic Photoconductive Films.....	779
<i>T. Sakai, H. Seo, T. Takagi, M. Kubota, H. Ohtake, M. Furuta</i>	
30.4 Optical Performance Study of BSI Image Sensor with Stacked Grid Structure	783
<i>Yun-Wei Cheng, Tsung-Han Tsai, Chun-Hao Chou, Kuo-Cheng Lee, Hsin-Chi Chen, Yung-Lung Hsu</i>	
30.5 Avalanche Photodiode Featuring Germanium-Tin Multiple Quantum Wells on Silicon: Extending Photodetection to Wavelengths of 2 μm and Beyond	787
<i>Yuan Dong, Wei Wang, Shuh Ying Lee, Dian Lei, Xiao Gong, Wan Khai Loke, Soon-Fatt Yoon, Gengchiao Liang, Yee-Chia Yeo</i>	

30.6 High Dose Efficiency, Ultra-High Resolution Amorphous Selenium/CMOS Hybrid Digital X-Ray Imager	791
<i>C. C. Scott, A. Parsafar, A. El-Falou, P. M. Levine, K. S. Karim</i>	
30.7 Stacked Image Sensor Using Chlorine-Doped Crystalline Selenium Photoconversion Layer Composed of Size-Controlled Polycrystalline Particles	795
<i>S. Imura, K. Kikuchi, K. Miyakawa, H. Ohtake, M. Kubota, T. Okino, Y. Hirose, Y. Kato, N. Teranishi</i>	
31.1 Gate-All-Around InGaAs Nanowire FETs with Peak Transconductance of 2200 μS/μm at 50nm Lg Using a Replacement Fin RMG Flow	799
<i>N. Waldron, S. Sioncke, J. Franco, L. Nyns, A. Vais, X. Zhou, H. C. Lin, G. Boccardi, J. W. Maes, Q. Xie, M. Givens, F. Tang, X. Jiang, E. Chiu, A. Opdebeeck, C. Merckling, F. Sebaai, D. Van Dorp, L. Teugels, A. Sibaja Hernandez, K. De Meyer, K. Barla, N.</i>	
31.2 Self-Aligned, Gate-Last Process for Vertical InAs Nanowire MOSFETs on Si	803
<i>Martin Berg, Karl-Magnus Persson, Olli-Pekka Kilpi, Johannes Svensson, Erik Lind, Lars-Erik Wernersson</i>	
31.3 Quantum-Size Effects in Sub 10-nm Fin Width InGaAs FinFETs	807
<i>A. Vardi, X. Zhao, J. A. Del Alamo</i>	
31.4 Single Suspended InGaAs Nanowire MOSFETs	811
<i>Cezar B. Zota, Lars-Erik Wernersson, Erik Lind</i>	
31.5 CMOS Photonics Technologies Based on Heterogeneous Integration of SiGe/Ge and III-V on Si	815
<i>M. Takenaka, Y. Kim, J. Han, J. Kang, Y. Ikku, Y. Cheng, J.-K. Park, S.-H. Kim, S. Takagi</i>	
31.6 An InGaSb p-Channel FinFET	819
<i>Wenjie Lu, Jin K. Kim, John F. Klem, Samuel D. Hawkins, Jesús A. Del Alamo</i>	
31.7 Record Performance InGaAs Homo-Junction TFET with Superior SS Reliability over MOSFET	823
<i>Alireza Alian, Jacopo Franco, Anne Vandooren, Yves Mols, Anne Verhulst, Salim El Kazzi, Rita Rooyackers, Devin Verreck, Quentin Smets, Anda Mocuta, Nadine Collaert, Dennis Lin, Aaron Thean</i>	
32.1 High-Frequency Prospects of 2D Nanomaterials for Flexible Nanoelectronics from Baseband to Sub-THz Devices	827
<i>Saungeun Park, Weinan Zhu, Hsiao-Yu Chang, Maruthi N. Yogeesh, Rudresh Ghosh, Sanjay K. Banerjee, Deji Akinwande</i>	
32.2 TMD FinFET with 4 nm Thin Body and Back Gate Control for Future Low Power Technology	831
<i>Min-Cheng Chen, Kai-Hsin Li, Lain-Jong Li, Ang-Yu Lu, Ming-Yang Li, Yung-Huang Chang, Chang-Hsien Lin, Yi-Ju Chen, Yun-Fang Hou, Chun-Chi Chen, Bo-Wei Wu, Cheng-San Wu, Ivy Yang, Yao-Jen Lee, Jia-Min Shieh, Wen-Kuan Yeh, Jyun-Hong Shih, Po-Cheng Su, Angad</i>	
32.3 Enhancement-Mode Single-Layer CVD MoS₂ FET Technology for Digital Electronics	835
<i>L. Yu, D. El-Damak, S. Ha, X. Ling, Y. Lin, A. Zubair, Y. Zhang, Y.-H. Lee, J. Kong, A. Chandrakasan, T. Palacios</i>	
32.4 Efficient Metallic Carbon Nanotube Removal for Highly-Scaled Technologies	839
<i>Max M. Shulaker, Gage Hills, Tony F. Wu, Zhenan Bao, H.-S. Philip Wong, Subhasish Mitra</i>	
32.5 Spintronic Majority Gates	843
<i>I. P. Radu, O. Zografos, A. Vaysset, F. Ciubotaru, J. Yan, J. Swerts, D. Radisic, B. Briggs, B. Soree, M. Manfrini, M. Ercken, C. Wilson, P. Raghavan, S. Sayan, C. Adelman, A. Thean, L. Amaru, P.-E. Gaillardon, G. De Micheli, D. E. Nikonov, S. Manipatrun</i>	
32.6 Spintronic Logic Circuit and Device Prototypes Utilizing Domain Walls in Ferromagnetic Wires with Tunnel Junction Readout	847
<i>J. A. Currivan-Incorvia, S. Siddiqui, S. Dutta, E. R. Evarts, C. A. Ross, M A. Baldo</i>	
33.1 High Performance and Reliable Silicon Field Emission Arrays Enabled by Silicon Nanowire Current Limiters	851
<i>Stephen A. Guerrero, Akintunde I. Akinwande</i>	
33.2 Eliminating Proximity Effects and Improving Transmission in Field Emission Vacuum Microelectronic Devices for Integrated Circuits	855
<i>Erich J. Radauscher, Kristin H. Gilchrist, Shane T. Di Dona, Zach E. Russell, Jeffrey R. Piascik, Charles B. Parker, Brian R. Stoner, Jeffrey T. Glass</i>	
33.3 A New Plasma Device Operated in Liquids for Biological Applications	859
<i>M. Egawa, S. Imai, Y. Sakaguchi, A. Odagawa</i>	
33.4 Artificially Intelligent Nanoarrays for Disease Detection via Volatolomics	863
<i>Rotem Vishinkin, Hossam Haick</i>	
33.5 Flexible Graphene Hall Sensors with High Sensitivity	867
<i>Le Huang, Zhiyong Zhang, Bingyan Chen, Lian-Mao Peng</i>	
33.6 Suspended AlGaIn/GaN Membrane Devices with Recessed Open Gate Areas for Ultra-Low-Power Air Quality Monitoring	871
<i>Peter Offermans, Ahmed Si-Ali, Greja Brom-Verheyden, Karen Geens, Silvia Lenci, Marleen Van Hove, Stefaan Decoutere, Rob Van Schaijk</i>	

34.1 CMOS Performance Benchmarking of Si, InAs, GaAs, and Ge Nanowire n- and pMOSFETs with $L_G=13$ nm Based on Atomistic Quantum Transport Simulation Including Strain Effects	875
<i>Raseong Kim, Uygur E. Avci, Ian A. Young</i>	
34.2 Effects of Free-Carriers on Rigid Band and Bond Descriptions in Germanium - Key to Designing and Modeling in Ge Nano-Devices.....	879
<i>Shoichi Kabuyanagi, Akira Toriumi</i>	
34.3 Replacement Metal Gate Resistance in FinFET Architecture: Modelling, Validation and Extendibility.....	883
<i>Ruqiang Bao, Brian Greene, Unoh Kwon, Sungjae Lee, John Bruley, Weiwei Wang, Kai Zhao, Patrick W. Dehaven, Zhengwen Li, Keith Wong, Stephan Grunow, Rama Divakaruni, Chung-Hsun Lin, Siddarth A. Krishnan, Vijay Narayanan</i>	
34.4 Process Variation Effect, Metal-Gate Work-Function Fluctuation and Random Dopant Fluctuation of 10-nm Gate-All-Around Silicon Nanowire MOSFET Devices	887
<i>Yiming Li, Han-Tung Chang, Chun-Ning Lai, Pei-Jung Chao, Chieh-Yang Chen</i>	
34.5 Study of TFET Non-Ideality Effects for Determination of Geometry and Defect Density Requirements for Sub-60mV/dec Ge TFET	891
<i>Uygur E. Avci, Benjamin Chu-Kung, Ashish Agrawal, Gilbert Dewey, Van Le, Rafael Rios, Daniel H. Morris, Sayed Hasan, Roza Kotlyar, Jack Kavalieros, Ian A. Young</i>	
34.6 InAs-GaSb/Si Heterojunction Tunnel MOSFETs: An Alternative to TFETs as Energy-Efficient Switches?	895
<i>Hamilton Carrillo-Nuñez, Mathieu Luisier, Andreas Schenk</i>	
35.1 Design Space and Origin of Off-State Leakage in GaN Vertical Power Diodes	899
<i>Y. Zhang, H.-Y. Wong, M. Sun, S. Joglekar, L. Yu, N. A. Braga, R. V. Mickevicius, T. Palacios</i>	
35.2 Impact of Buffer Leakage on Intrinsic Reliability of 650V AlGaIn/GaN HEMTs.....	903
<i>P. Moens, A. Banerjee, M. J. Uren, M. Meneghini, S Karboyan, I. Chatterjee, P. Vanmeerbeek, M. Căsar, C. Liu, A. Salih, E. Zaroni, G. Meneghesso, M. Kuball, M. Tack</i>	
35.3 III-Nitride Transistors with Photonic-Ohmic Drain for Enhanced Dynamic Performances	907
<i>Xi Tang, Baikui Li, Yunyou Lu, Hanxing Wang, Cheng Liu, Jin Wei, Kevin J. Chen</i>	
35.4 The Physical Mechanism of Dispersion Caused by AlGaIn/GaN Buffers on Si and Optimization for Low Dispersion	911
<i>S. Stoffels, M. Zhao, R. Venegas, P. Kandaswamy, S. You, T. Novak, Y. Saripalli, M. Van Hove, S. Decoutere</i>	
35.5 Modification of "Native" Surface Donor States in AlGaIn/GaN MIS-HEMTs by Fluorination: Perspective for Defect Engineering	915
<i>M. Reiner, P. Lagger, G. Prechtel, P. Steinschifter, R. Pietschnig, D. Pogany, C. Ostermaier</i>	
35.6 Steep Subthreshold Swing Tunnel FETs: GaIn/InN/GaN and Transition Metal Dichalcogenide Channels.....	919
<i>Alan Seabaugh, Sara Fathipour, Wenjun Li, Hao Lu, Jun Hong Park, Andrew C. Kummel, Debdeep Jena, Susan K. Fullerton-Shirey, Patrick Fay</i>	
Author Index	