

2015 IEEE 24th Asian Test Symposium (ATS 2015)

**Mumbai, India
22-25 November 2015**



**IEEE Catalog Number: CFP15067-POD
ISBN: 978-1-4673-9740-7**

**Copyright © 2015 by the Institute of Electrical and Electronic Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP15067-POD
ISBN (Print-On-Demand):	978-1-4673-9740-7
ISBN (Online):	978-1-4673-9739-1
ISSN:	1081-7735

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2015 IEEE 24th Asian Test Symposium

ATS 2015

Table of Contents

Organizing Committee.....	ix
Program Committee.....	x
Steering Committee.....	xii

1A: Power Aware Testing

Scan Chain Reordering-Aware X-Filling and Stitching for Scan Shift Power Reduction	1
<i>Sungyoul Seo, Yong Lee, Hyeonchan Lim, Joohwan Lee, Hongbom Yoo, Yojeoung Kim, and Sungho Kang</i>	
A Novel Scan Segmentation Design for Power Controllability and Reduction in At-Speed Test	7
<i>Zhou Jiang, Dong Xiang, and Kele Shen</i>	
A Don't Care Filling Method to Reduce Capture Power Based on Correlation of FF Transitions	13
<i>Masayoshi Yoshimura, Yoshiyasu Takahashi, Hiroshi Yamazaki, and Toshinori Hosokawa</i>	

1B: New DFT Approaches

TestExpress - New Time-Effective Scan-Based Deterministic Test Paradigm	19
<i>Grzegorz Mrugalski, Janusz Rajski, Jędrzej Solecki, Jerzy Tyszer, and Chen Wang</i>	
A New Scan Flip Flop Design to Eliminate Performance Penalty of Scan	25
<i>Satyadev Ahlawat, Jaynarayan Tudu, Anzhela Matrosova, and Virendra Singh</i>	

2A: Test Generation

Detection of test Patterns with Unreachable States through Efficient Inductive-Invariant Identification	31
<i>Masahiro Fujita</i>	

A Test Generation Method for Data Paths Using Easily Testable Functional Time Expansion Models and Controller Augmentation	37
<i>Tetsuya Masuda, Jun Nishimaki, Toshinori Hosokawa, and Hideo Fujiwara</i>	
SDC-TPG: A Deterministic Zero-Inflation Parallel Test Pattern Generator	43
<i>Chun-Hao Chang, Kuen-Wei Yeh, Jiun-Lang Huang, and Laung-Terng Wang</i>	

2B: Memory Test and Repair

Integration of Hard Repair Techniques with ECC for Enhancing Fabrication Yield and Reliability of Embedded Memories	49
<i>Shyue-Kung Lu, Cheng-Ju Tsai, and Masaki Hashizume</i>	
A Lightweight Timing Channel Protection for Shared Memory Controllers	55
<i>Guopei Liu, Ying Wang, Sen Li, Huawei Li, and Xiaowei Li</i>	
On the Use of Assist Circuits for Improved Coupling Fault Detection in SRAMs	61
<i>Josef Kinseher, Leonardo B. Zordan, and Ilia Polian</i>	
Testing Inter-Word Coupling Faults of Wide I/O DRAMs	67
<i>Che-Wei Chou, Yong-Xiao Chen, and Jin-Fu Li</i>	

3A: Testing 3D Structures

Test Infrastructure Development and Test Scheduling of 3D-Stacked ICs under Resource and Power Constraints	73
<i>Rajit Karmakar, Aditya Agarwal, and Santanu Chattopadhyay</i>	
At-Speed Testing of Inter-Die Connections of 3D-SICs in the Presence of Shore Logic	79
<i>Konstantin Shubin, Vivek Chickermane, Brion Keller, Christos Papameletis, and Erik Jan Marinissen</i>	
TWiN: A Turn-Guided Reliable Routing Scheme for Wireless 3D NoCs	85
<i>Jun Zhou, Huawei Li, Tiancheng Wang, Sen Li, Ying Wang, and Xiaowei Li</i>	

3B: Standards Test and Security

Securing IEEE 1687-2014 Standard Instrumentation Access by LFSR Key	91
<i>Hejia Liu and Vishwani D. Agrawal</i>	

4A: Timing and Delay Test

On Improving Transition Test Set Quality to Detect CMOS Transistor Stuck-Open Faults	97
<i>Xijiang Lin, Wu-Tung Cheng, and Janusz Rajske</i>	

Logic/Clock-Path-Aware At-Speed Scan Test Generation for Avoiding False Capture Failures and Reducing Clock Stretch	103
<i>K. Asada, X. Wen, S. Holst, K. Miyase, S. Kajihara, M. A. Kochte, E. Schneider, H.-J. Wunderlich, and J. Qian</i>	
Optimized Selection of Frequencies for Faster-Than-at-Speed Test	109
<i>Matthias Kampmann, Michael A. Kochte, Eric Schneider, Thomas Indlekofer, Sybille Hellebrand, and Hans-Joachim Wunderlich</i>	
A Methodology for Identifying High Timing Variability Paths in Complex Designs	115
<i>Virendra Singh, Adit D. Singh, and Kewal K Saluja</i>	

4B: Circuits for Security and Resilience

Scan-Puf: Puf Elements Selection Methods for Viable IC Identification	121
<i>Dooyoung Kim, Mahammad Adil Ansari, Jihun Jung, and Sungju Park</i>	
Challenge Engineering and Design of Analog Push Pull Amplifier Based Physically Unclonable Function for Hardware Security	127
<i>Sabyasachi Deyati, Barry J. Muldrey, Adit D. Singh, and Abhijit Chatterjee</i>	
A Soft Error Resilient Low Leakage SRAM Cell Design	133
<i>Adithyalal P M, Shankar Balachandran, and Virendra Singh</i>	
Analysis of Soft Error Propagation Considering Masking Effects on Re-Convergent Path	139
<i>Yuta Kimi, Go Matsukawa, Shuhei Yoshida, Shintaro Izumi, Hiroshi Kawaguchi, and Masahiko Yoshimoto</i>	

5A: Test and Diagnosis

Diagnostic Tests and Diagnosis for Delay Faults Using Path Segmentation	145
<i>Tino Flenker, André Sülflow, and Goerschwin Fey</i>	
An Integrated Approach for Improving Compression and Diagnostic Properties of Test Sets	151
<i>Srinivasa Shashank Nuthakki and Santanu Chattopadhyay</i>	
Intermittent and Transient Fault Diagnosis on Sparse Code Signatures	157
<i>Michael A. Kochte, Atefe Dalirsani, Andrea Bernabei, Martin Omana, Cecilia Metra, and Hans-Joachim Wunderlich</i>	

5B: Resilient System Design and Test

SHAKTI-F: A Fault Tolerant Microprocessor Architecture	163
<i>Sukrat Gupta, Neel Gala, G. S. Madhusudan, and V. Kamakoti</i>	

FPGA Implementation of High Speed Latency Optimized Optical Communication System Based on Orthogonal Concatenated Code	169
<i>Swagata Mandal, Suman Sau, Amlan Chakrabarti, Susanta Kumar Pal, and Subhasish Chattopadhyay</i>	
Improved Methods for Accurate Safety Analysis of Real-Life Systems	175
<i>V Prasanth, Rubin Parekhji, and Bharadwaj Amrutur</i>	

6A: Testing in FINFET and Emerging Technologies

Fault Simulation and Test Pattern Generation for Cross-gate Defects in FinFET Circuits	181
<i>Kuan-Ying Chiang, Yu-Hao Ho, Yo-Wei Chen, Cheng-Sheng Pan, and James Chien-Mo Li</i>	
A Model Study of Defects and Faults in Embedded Spin Transfer Torque (STT) MRAM Arrays	187
<i>Ashwin Chintaluri, Abhinav Parihar, Suriyaprakash Natarajan, Helia Naeimi, and Arijit Raychowdhury</i>	

6B: Design Analysis, Verification and Validation

A Technique for Analyzing On-Chip Power Supply Impedance	193
<i>Masahiro Ishida, Toru Nakura, Akira Matsukawa, Rimon Ikeno, and Kunihiro Asada</i>	
In-Circuit Mutation-Based Automatic Correction of Certain Design Errors Using SAT Mechanisms	199
<i>Payman Behnam and Bijan Alizadeh</i>	
A New Approach for Minimal Environment Construction for Modular Property Verification	205
<i>Saikat Dutta, Soumi Chattopadhyay, Ansuman Banerjee, and Pallab Dasgupta</i>	
On the Testability of IEEE 1687 Networks	211
<i>R. Cantoro, M. Montazeri, M. Sonza Reorda, F. Ghani Zadegan, and E. Larsson</i>	