

2015 International Symposium on Computer Architecture and High Performance Computing Workshop (SBAC-PADW 2015)

**Florianopolis, Brazil
18-21 October 2015**



**IEEE Catalog Number: CFP1560L-POD
ISBN: 978-1-4673-8622-7**

**Copyright © 2015 by the Institute of Electrical and Electronic Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP1560L-POD
ISBN (Print-On-Demand):	978-1-4673-8622-7
ISBN (Online):	978-1-4673-8621-0

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2015 27th International Symposium on Computer Architecture and High Performance Computing Workshop

SBAC-PADW 2015

Table of Contents

Message from the General Chair.....	viii
Message from the Program Chairs.....	ix
Message from the WAMCA Chair.....	x
WAMCA Committee Lists.....	xi
Message from the MPP Chairs.....	xii
MPP Committee Lists.....	xiii
MPP Invited Speaker.....	xiv

Sixth Workshop on Applications for Multi-core Architectures — WAMCA 2015

WAMCA — Session 1: Architecture and Performance Analysis

Using Hardware Transactional Memory to Enable Speculative Trace Optimization	1
<i>Juan Salamanca, José Nelson Amaral, and Guido Araujo</i>	
Energy Consumption and Scalability Evaluation for Software Transactional Memory on a Real Computing Environment	7
<i>Timóteo M. Rico, Maurício L. Pilla, André R. Du Bois, and Rodrigo M. Duarte</i>	
Impact of Version Management on Transactional Memories' Performance	13
<i>Felipe L. Teixeira, Maurício L. Pilla, André R. Du Bois, and Daniel Mossé</i>	
Replicating the Performance Evaluation of an N-Body Application on a Manycore Accelerator	19
<i>Vinicius Garcia Pinto, Vinicius Alves Herbstrith, and Lucas Mello Schnorr</i>	
Characterizing Anomalies of a Multicore ARMv7 Cluster with Parallel N-Body Simulations	25
<i>Jean Luca Bez, Lucas Mello Schnorr, and Philippe O.A. Navaux</i>	

Single-Loop Approach to 2-D Wavelet Lifting with JPEG 2000 Compatibility	31
<i>David Barina, Petr Musil, Martin Musil, and Pavel Zemcik</i>	

WAMCA — Session 2: Applications, Algorithms and Programming Models

Many SVDs on GPU for Image Mosaic Assemble	37
<i>Irving Badolato, Luciano de Paula, and Ricardo Farias</i>	
MDACCER: Modified Distributed Assessment of the Closeness CEntrality Ranking in Complex Networks for Massively Parallel Environments	43
<i>Frederico Luís Cabral, Carla Osthoff, Daniel Ramos, and Rafael Nardes</i>	
Evaluating Overhead and Contention in Concurrent Accesses to a Graph	49
<i>Israel da Silva Bárbara, Nicolas O. de Araujo, André Rauber Du Bois, and Gerson Geraldo H. Cavalheiro</i>	
Intra-Clustering: Accelerating On-chip Communication for Data Parallel Architectures	55
<i>Wen Yuan, Rahul Boyapati, Lei Wang, Hyunjun Jang, Yuho Jin, Ki Hwan Yum, and Eun Jung Kim</i>	
On the Evaluation of Contention-Aware List Schedulers on Multicore Cluster	61
<i>Juliana Zamith, Thiago Silva, Lócia Drummond, Cristina Boeres, and Cristiana Bentes</i>	

WAMCA — Session 3: Frameworks, Benchmarking and Tools

Kanga: A Skeleton-Based Generic Interface for Parallel Programming	68
<i>Deives Kist, Bruno Pinto, Rodrigo Bazo, André Rauber Du Bois, and Gerson Geraldo H. Cavalheiro</i>	
Painless Parallelism on Heterogeneous Hardware Leveraging the Functional Paradigm	73
<i>Mauro Blanco, Pablo Perdomo, Pablo Ezzatti, Alberto Pardo, and Marcos Viera</i>	
CoBaS: Introducing a Component Based Scheduling Framework	79
<i>Anselm Busse, Reinhardt Karnapke, and Hans-Ulrich Heiss</i>	
CHAOS-MCAPI: An Optimized Mechanism to Support Multicore Parallel Programming	85
<i>Antonio D. Hidee Ideguchi, Célio Estevan Morón, and Marcio Merino Fernandes</i>	

Fourth Workshop on Parallel Programming Models — MPP 2015

MPP — Session 1

Graph Templates for Dataflow Programming	91
<i>Alexandre C. Sena, Eduardo S. Vaz, Felipe M.G. França, Leandro A.J. Marzulo, and Tiago A.O. Alves</i>	
A Parallel Algorithm for the Facility Location Problem Applied to Oil and Gas Logistics	97
<i>Thiago Soares Pinheiro and Maria Clícia Stelling de Castro</i>	

MPP — Session 2

Exploiting Parallelism in Linear Algebra Kernels through Dataflow Execution	103
<i>Brunno F. Goldstein, Felipe M.G. França, Leandro A.J. Marzulo, and Tiago A.O. Alves</i>	
A Parallel Implementation of Data Fusion Algorithm Using Gamma	109
<i>Rui R. Mello Junior, Rubens H.P. de Almeida, Felipe M.G. França, and Gabriel A.L. Paillard</i>	
RadFlow: An Interest-Centric Task Based Dataflow Runtime	115
<i>Diego L.C. Dutra, Héberte F. Moraes, and Claudio L. Amorim</i>	
Author Index	120