

---

# Silicon Compatible Materials, Processes, and Technologies for Advanced Integrated Circuits and Emerging Applications 4

---

## Editors:

### **F. Roozeboom**

Eindhoven University of Technology,  
and TNO Technical Sciences  
Eindhoven, The Netherlands

### **K. Kakushima**

Tokyo Institute of Technology  
Yokohama, Kanagawa, Japan

### **E. P. Gusev**

Qualcomm Technologies, Inc.  
Santa Clara, California, USA

### **O. M. Leonte**

Berkeley Polymer Technology  
Hayward, California, USA

### **V. Narayanan**

IBM T. J. Watson Research Center  
Yorktown Heights, New York, USA

### **P. J. Timans**

Thermal Process Solutions, Ltd.  
Cambridge, United Kingdom

### **P. A. Kohl**

Georgia Institute of Technology  
Atlanta, Georgia, USA

## Sponsoring Divisions:



**Electronics and Photonics**



**Dielectric Science & Technology**



Published by

**The Electrochemical Society**

65 South Main Street, Building D  
Pennington, NJ 08534-2839, USA

tel 609 737 1902

fax 609 737 2743

[www.electrochem.org](http://www.electrochem.org)

**ecstransactions**™

**Vol. 61, No. 3**

---

Copyright 2014 by The Electrochemical Society.  
All rights reserved.

This book has been registered with Copyright Clearance Center.  
For further information, please contact the Copyright Clearance Center,  
Salem, Massachusetts.

Published by:

The Electrochemical Society  
65 South Main Street  
Pennington, New Jersey 08534-2839, USA

Telephone 609.737.1902  
Fax 609.737.2743  
e-mail: [ecs@electrochem.org](mailto:ecs@electrochem.org)  
Web: [www.electrochem.org](http://www.electrochem.org)

ISSN 1938-6737 (online)  
ISSN 1938-5862 (print)  
ISSN 2151-2051 (cd-rom)

ISBN 978-1-62332-162-8 (Hard Cover)  
ISBN 978-1-60768-518-0 (PDF)

Printed in the United States of America.

---

**ECS Transactions, Volume 61, Issue 3**

Silicon Compatible Materials, Processes, and Technologies for Advanced Integrated Circuits and Emerging Applications 4

**Table of Contents**

*Preface* *iii*

**Chapter 1**

**Advanced Processes for Front-End-of-Line/Back-End-of-Line Applications**

(Invited) Spatial ALD, Deposition of Al<sub>2</sub>O<sub>3</sub> Films at Throughputs Exceeding 3000 Wafers per Hour 3

*E. H. A. Granneman, V. I. Kuznetsov, P. Vermont*

Ultrathin (8-14 nm) Conformal SiN for sub-20 nm Copper/Low-k Interconnects 17

*S. V. Nguyen, D. Priyadarshini, H. K. Shobha, T. J. Haigh, C. K. Hu, S. A. Cohen, E. Liniger, T. M. Shaw, E. D. Adams, J. Burnham, A. Madan, N. R. Klymko, C. Parks, D. Yang, S. E. Molis, Y. Lin, G. Bonilla, A. Grill, D. Edelstein, D. F. Canaperi, L. Q. Xia, S. Reiter, M. Balseanu, M. Y. Shek*

High Selectivity in Dry Etching of Silicon Nitride over Si Using a Novel Hydrofluorocarbon Etch Gas in a Microwave Excited Plasma for FinFET 29

*Y. Nakao, T. Matsuo, A. Teramoto, H. Utsumi, K. Hashimoto, R. Kuroda, Y. Shirai, S. Sugawa, T. Ohmi*

Atomic Layer Deposition of Sidewall Spacers: Process, Equipment and Integration Challenges in State-of-the-Art Logic Technologies 39

*M. P. Belyansky, R. Conti, S. Khan, X. Zhou, N. R. Klymko, Y. Yao, A. Madan, L. Tai, P. Flaitz, T. Ando*

Effect of Composition Ratio on Erbium Silicide Work Function on Different Morphology of Si(100) Surface Changed by Alkaline Etching 47

*H. Tanaka, T. Suwa, A. Teramoto, T. Motoya, S. Sugawa, T. Ohmi*

Raman Characterization of Poly-Si Channel Materials for 3D Flash Memory Device Applications 55

*W. S. Yoo, T. Ishigaki, T. Ueda, K. Kang, D. S. Sheen, S. S. Kim, M. S. Ko, W. S. Shin, N. Y. Kwak, B. S. Lee*

Novel Poly Gate Shaping by Wet Etch Process in 2xnm NAND Flash Device and Beyond <i>Y. M. Liao, H. Tai, W. T. Liu, H. M. Chang, W. C. Peng, T. H. Ying, C. H. Tang, C. C. Yang</i>	63
---	----

Novel Clean Concept of Advanced Patterning Film (Amorphous Carbon) for Beyond 2xnm Generation Self-Aligned Double-Patterning (SADP) Process <i>H. Tai, Y. M. Liao, W. T. Liu, W. C. Peng, T. H. Ying</i>	67
---	----

## **Chapter 2 New Functional Areas**

(Invited) Quantum Capacitance Measurement of Bilayer Graphene <i>K. Nagashio, K. Kanayama, T. Nishimura, A. Toriumi</i>	75
--	----

(Invited) Vertical Tunnel FETs Using III-V Nanowire/Si Heterojunctions <i>K. Tomioka, T. Fukui</i>	81
---	----

(Henry B. Linford Award for Distinguished Teaching Address) Low Temperature Plasma Etching of Copper, Silver, and Gold Films <i>D. W. Hess</i>	91
---	----

Formation of Large Grain Ge Single Crystal on Insulating Substrate by Liquid-Solid Coexisting Annealing of a-Ge(Sn) <i>R. Matsumura, Y. Kai, H. Chikita, T. Sadoh, M. Miyao</i>	97
--	----

## **Chapter 3 Emerging Device Architectures-FINFETs/Extremely Thin SOI/Nanowires**

(Invited) Material Engineering for 7nm FinFETs <i>V. Moroz, J. Huang, M. Choi, L. Smith</i>	103
--	-----

(Invited) Challenges in Contact Technologies for Planar/Non-Planar Si Technologies <i>P. Adusumilli, E. Alptekin, N. Breil</i>	111
---	-----

Back Gate Bias Stressing on Extremely Thin SOI (ETSOI) MOSFETs with Gate Last Process Integration <i>Z. Tang, B. Tang, L. Zhao, G. Wang, J. Xu, Y. Xu, H. Wang, D. Wang, J. Li, J. Yan, C. Zhao</i>	119
--	-----

(Invited) Effect of SOI Substrate on CMOS Devices Reliability	127
<i>X. Federspiel, W. Arfaoui, D. Angot, F. Monsieur, M. Rafik, P. Mora, F. Cacho, D. Roy, V. Huard</i>	

## **Chapter 4**

### **High Mobility Channels**

(Invited) Strained Germanium Nanowire MOSFET with Low-Parasitic Resistance Metal Source/Drain	137
<i>K. Ikeda, Y. Kamimuta, Y. Moriyama, M. Ono, M. Oda, T. Irisawa, T. Tezuka</i>	
(Invited) Significant Enhancement of High- $N_s$ Electron Mobility in Ge n-MOSFETs with Atomically Flat Ge/GeO <sub>2</sub> Interface	147
<i>C. Lee, T. Nishimura, C. Lu, W. Zhang, K. Nagashio, A. Toriumi</i>	
(Invited) Reducing EOT and Interface Trap Densities of High-k/III-V Gate Stacks	157
<i>V. Chobpattana, T. Mates, W. Mitchell, J. Zhang, S. Stemmer</i>	
(Invited) P-Type III-Sb MOSFET on a Metamorphic Substrate: Towards All III-V CMOS	163
<i>S. Madisetti, V. Tokranov, A. Greene, M. Yakimov, S. Sasaki, M. Hirayama, S. Novak, S. Bentley, A. Jacob, S. Oktyabrsky</i>	
(Invited) MOCVD of III-V Compounds on Silicon Substrate-Status and Challenges	173
<i>M. Heuken</i>	

## **Chapter 5**

### **3D Integration and Microsystems**

(Invited) 2.5D Advanced System-in-Package: Processes, Materials & Integration Aspects	183
<i>R. V. Shenoy, K. Y. Lai, E. Gusev</i>	
(Invited) Thin Film Technologies for Micro/Nano Systems; A Review	191
<i>H. W. van Zeijl</i>	
Precise Chemistry Control Using Cyclic Stripping Voltammetry for Improved through Silicon via Fill	207
<i>H. Shen, C. Uzoh, T. Dinan</i>	

Analysis of High Aspect Ratio through Silicon via (TSV) Diffusion and Stress Impact Profile during 3D Advanced Integration <i>L. Djomeni, T. Mourier, S. Minoret, S. Fadloun, J. P. Barnes, D. Rouchon, S. Burgess, A. Price, L. Vandroux, D. Mathiot</i>	219
High Sensitivity, Positive Tone, Low-k Polynorbornene Dielectrics <i>B. K. Mueller, J. Schwartz, A. Sutlief, P. A. Kohl</i>	227
Low-Cost MEMS Packaging Using Polymer-Based Air-Gaps <i>E. Uzunlar, P. A. Kohl</i>	237
Positive Tone, Low-k Polynorbornene Dielectric Crosslinking <i>J. Schwartz, B. K. Mueller, P. A. Kohl</i>	243
Author Index	253