

2015 28th Symposium on Integrated Circuits and Systems Design (SBCCI 2015)

**Salvador, Brazil
31 August – 4 September 2015**



**IEEE Catalog Number: CFP15237-POD
ISBN: 978-1-5090-0086-9**

**Copyright © 2015, The Association for Computing Machinery, Inc. (ACM)
All Rights Reserved**

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP15237-POD
ISBN (Print-On-Demand):	978-1-5090-0086-9
ISBN (Online):	978-1-4503-3763-2

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Contents

Introductory Section

Welcome Message....	VII
Steering Committee....	VIII
Liaisons....	IX
Sponsors....	X
Paper Awards....	XI
Technical Program Committee....	XII

Tutorials

Low Power Design Essentials....	XIV
<i>Jan Rabaey, University of California at Berkeley, EUA</i>	
Ultra-Low-Voltage (ULV) IC Design: Designing for VDD below kT/q....	XV
<i>Márcio Cherem Schneider, Universidade Federal de Santa Catarina, Brazil</i>	
3D ICs - Moving from Silicon to Heterogeneous Technologies....	XV
<i>Maciej Ogorzalek, Jagiellonian University, Krakow, Poland</i>	
Cyber - Physical Systems: Reality, Dreams, and Fantasy....	XVI
<i>Magdy A. Bayoumi, University of Louisiana at Lafayette, EUA</i>	

Keynotes

Lessons from Brain Connectivity for Future Interconnect in ICs....	XVII
<i>Jan Rabaey, University of California at Berkeley, EUA</i>	
Majority-based Synthesis for Digital Nano-technologies....	XVII
<i>Giovanni de Micheli, EPFL, Switzerland</i>	
A Path towards Average-Case Silicon via Asynchronous Resilient Bundled-Data Design....	XVIII
<i>Peter Beerel, University of Southern California in Los Angeles, EUA</i>	

Invited Talks

Frame-Free Vision....	XIX
<i>Teresa Serrano-Gotarredona, University of Sevilla, Spain</i>	
System-Level Design of Heterogeneous System-on-Chip Architectures....	XX
<i>Luca Carloni, Columbia University, EUA</i>	
Rethinking "Things" Design - The Missing Technology Link in the Internet of Things (IoT)....	XXI
<i>Massimo Alioto, National University of Singapore</i>	

Session 1A: Digital, Reconfigurable and Applications

Chair: Ney Laert Vilar Calazans, PUCRS, Brazil

1A.1. Designing CMOS for Near-Threshold Minimum-Energy Operation and Extremely Wide V-F Scaling....1

André Luís Rodeghiero Rosa, Leonardo Bandeira Soares, Kleber Hugo Stangherlin and Sergio Bampi

1A.2. SDDS-NCL Design: Analysis of Supply Voltage Scaling....7

Ricardo Aquino Guazzelli, Matheus Trevisan Moreira, Ney Laert Vilar Calazans and Fernando Gehm Moraes

1A.3. MCML Gate Design for Standard Cell Library....14

Bruno Canal, Cicero Nunes, Renato Ribas and Eric Fabris

1A.4. Minimization and Encoding of High Performance Asynchronous State Machines Based on Genetic Algorithm....20

Tiago Curtinhas, Duarte Lopes Oliveira, Lester de Abreu Faria, Osamu Saotome and Tassio Cortes Cavalcanti

1A.5. A Framework for Multi-FPGA Interconnection using Multi Gigabit Transceivers....26

Michael Dreschmann, Jan Heisswolf, Michael Geiger, Manuel Haussecker and Jürgen Becker

Session 1B: Analog & RF & Mixed Signal

Chair: Hamilton Klimach, UFRGS, Brazil

1B.1. High PSRR Nano-Watt MOS-Only Threshold Voltage Monitor Circuit....32

Jhon Alexander Gómez Caicedo, Hamilton Klimach, Eric Fabris and Oscar Elisio Mattia

1B.2. Design of High-Voltage Level Shifters Based on Stacked Standard Transistors for a Wide Range of Supply Voltages....38

Sara Pashmineh and Dirk Killat

1B.3. 0.5 V Supply Resistorless Voltage Reference for Low Voltage Applications....44

Renato Campana, Hamilton Klimach and Sergio Bampi

1B.4. 0.5 V Supply Voltage Reference Based on the MOSFET ZTC Condition....50

David Cordova, Pedro Toledo, Hamilton Klimach, Sergio Bampi and Eric Fabris

Session 2: SoC, NoC, Embedded

Chair: Fernando Gehm Moraes, PUCRS, Brazil

- 2.1. A Low-Area and High-Throughput Intra Prediction Architecture for a Multi-Standard HEVC and H.264/AVC Video Encoder....57**
Marcel Corrêa, Marcelo Porto, Bruno Zatt and Luciano Agostini
- 2.2. Memory-Aware and High-Throughput Hardware Design for the HEVC Fractional Motion Estimation....63**
Vladimir Afonso, Henrique Maich, Luan Audibert, Bruno Zatt, Marcelo Porto and Luciano Agostini
- 2.3. Real-Time Architecture for HEVC Motion Compensation Sample Interpolator for UHD Videos....69**
Wagner Penny, Guilherme Paim, Marcelo Porto, Luciano Agostini and Bruno Zatt
- 2.4. A Distributed Energy-aware Task Mapping to Achieve Thermal Balancing and Improve Reliability of Many-core Systems....75**
Marcelo Mandelli, Guilherme Castilhos, Gilles Sassatelli, Luciano Ost and Fernando G. Moraes

Session 3: CAD, Verification & Test

Chair: Gilson Inácio Wirth, UFRGS, Brazil

- 3.1. Optimum Operating Points of Transistors with minimal Aging-Aware Sensitivity....82**
Nico Hellwege, Nils Heidmann, Steffen Paul and Dagmar Peters-Drolshagen
- 3.2. A Novel Methodology for Robustness Analysis of QCA Circuits....89**
Dayane Alfenas Reis and Frank Sill Torres
- 3.3. Evaluating Geometric Aspects of Non-Series-Parallel Cells....96**
Maicon S. Cardoso, Leomar S. da Rosa Jr. and Felipe S. Marques
- 3.4. Increasing Observability in Post-Silicon Debug Using Asymmetric Omega Networks....102**
André B. M. Gomes, Fredy A. M. Alves, Ricardo S. Ferreira and José A. M. Nacif
- 3.5. Power-Aware Design of Electronic System Level using Interoperation of Hybrid and Distributed Simulations....109**
Helder F. A. Oliveira, Alisson V. Brito, Elmar U. K. Melcher, Harald Bucher, Joseana M. F. R. Araújo, Liana Duenha and Rodolfo J. Azevedo
- 3.6. Jezz: An Effective Legalization Algorithm for Minimum Displacement....116**
Julia C. Puget, Guilherme Flach, Marcelo Johann and Ricardo Reis
- 3.7. A Phase Shifting Multiple Filter Design Methodology for Lucy-Richardson Deconvolution of Log-Mixtures Complex RTN Tail Distribution....121**
Hiroyuki Yamauchi and Worawit Somha

Session 4: Analog & RF & Mixed Signal

Chair: Fernando Rangel de Sousa, UFSC, Brazil

4.1. Optimization Methodology for a 460-MHz-GBW and 80-dB-SNR Low-Power Current-Mode Amplifier....127

Pietro Maris Ferreira, Anthony Kolar and Philippe Bénabès

4.2. Low Power, High-Sensitivity Clock Recovery Circuit for LF/HF RFID Applications....133

Rafael Cantalice, Alexandre Simionovski, Fernando Paixão Cortes and Marcelo Lubaszewski

4.3. Design of 28 nm CMOS Integrated Transformers for a 60 GHz Power Amplifier....138

Bernardo Leite, Eric Kerhervé and Didier Belot

4.4. Analysis and Design of a MOS RF Envelope Detector in All Inversion Regions....144

Linder Reyes and Fernando Silveira

4.5. A 25-dBm 1-GHz Power Amplifier Integrated in CMOS 180nm for Wireless Power Transferring....149

Fabian L. Cabrera and F. Rangel de Sousa

Session 5: SoC, NoC, Embedded

Chair: Fernanda Lima Kastensmidt, UFRGS, Brazil

5.1. Reconfigurable Group-Wise Security Architecture for NoC-Based MPSoCs Protection....155

Daniel Florez, Guy Gogniat and Martha Johanna Sepúlveda

5.2. Smart Reconfiguration Approach for Fault-Tolerant NoC Based MPSoCs....161

Jarbas Silveira, Lucas Brahm, Rafael Mota, Alan Cadore, Ramon Fernandes, César Marcon and Paulo Cortez

5.3. PHiCIT - Improving Hierarchical Networks-on-Chip through 3D Silicon Photonics Integration....167

Cezar R. W. Reinbrecht, Martha Johanna Sepúlveda and Altamiro Amadeu Susin

5.4. Latency Improvement with Traffic Flow Analysis in a 3D NoC under Multiple Faulty TSVs Scenario....174

Anelise Koloski, Henrique Colao Zanuz and Fernanda Lima Kastensmidt

Session 6: Analog & RF & Mixed Signal

Chair: Luciano Volcan Agostini, UFPel, Brazil

6.1. Wideband Low Noise Variable Gain Amplifier....180

Filipe D. Baumgratz, Hao Li, Sergio Bampi and Carlos E. Saavedra

6.2. A 2-decades Wideband Low-Noise Amplifier with High Gain and ESD Protection....186

Arthur Liraneto Torres Costa, Hamilton Klimach and Sergio Bampi

6.3. CMOS Transconductor Analysis for Low Temperature Sensitivity Based on ZTC MOSFET Condition....192

Pedro Toledo, Hamilton Klimach, David Cordova, Sergio Bampi and Eric Fabris

6.4. Design and Optimization of High Sensitivity Transimpedance Amplifiers in 130 nm CMOS and BiCMOS Technologies for High Speed Optical Receivers....199

André F. Ponchet, Ezio M. Bastida, Roberto R. Panepucci, Jacobus W. Swart and Celio Finardi

Session 7: Analog & RF & Mixed Signal

Chair: Fernando Rangel de Sousa, UFSC, Brazil

7.1. System-level Design of Single-bit Sigma-Delta Modulators Based on MSA and SNR Data Graphics....205

Raphael A. C. Viera, Jorge de la Cruz, André Luiz Aita, César Augusto Prior and João Baptista Martins

7.2. Direct Feedback Topology for Reducing Residual Voltage in Functional Electrical Stimulation....211

Lucas Teixeira, Cesar Rodrigues and César Augusto Prior

7.3. Analysis and System-Level Design of a High Resolution Incremental $\Sigma\Delta$ ADC for Biomedical Applications....215

Antonio W. A. Soares, Diomadson R. Belfort, Sebastian Y. C. Catunda, Raimundo Carlos Silvério Freire

7.4. Highly Integrated Active Dual Response Filter....221

Raafat Lababidi, Frédéric Le Roy, Denis Le Jeune, Ali Mansour, Julien Lintignat and Ali Louzir

7.5. Effective Cross Comparison of Mismatch Effects on Different Logarithmic Pixel Sensor Topologies....225

Ewerton Gomes de Oliveira, Carlos Augusto de Moraes Cruz and Davies William de Lima Monteiro

Session 8: Digital, Reconfigurable and Applications

Chair: Ivan Saraiva Silva, UFPI, Brazil

8.1. Differential Evolution to Reduce Energy Consumption in Three-Level Memory Hierarchy....231

Abel G. Silva-Filho, Leonardo J. C. Nunes and H. F. Lacerda

8.2. IPNoSys II - A New Architecture for IPNoSys Programming Model....237

Thiago R. B. S. Soares, Ivan Saraiva Silva and Silvio R. Fernandes

8.3. Improving the Statistical Variability of Delay-based Physical Unclonable Functions....244

Jefferson Capovilla, Mario Cortes and Guido Araújo

8.4. Run-time Cache Configuration for the LEON-3 Embedded Processor....251

Bruno A. Silva, Lucas A. Cuminato, Pedro C. Diniz and Vanderlei Bonato

Additional Paper

A Current Limiter for Linear Regulators Based on Power-Dissipation Threshold....257

Jader A. De Lima, Wallace A. Pimenta