2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2016)

Vienna, Austria 11 – 14 April 2016



IEEE Catalog Number: ISBN:

CFP16044-POD 978-1-4673-8642-5

Copyright © 2016 by the Institute of Electrical and Electronic Engineers, Inc All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP16044-POD

 ISBN (Print-On-Demand):
 978-1-4673-8642-5

 ISBN (Online):
 978-1-4673-8641-8

ISSN: 1545-3421

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400

Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



Table of Contents

POSTER ABSTRACT: I/O Contention Aware Mapping of Multi-criticalities Real-time Applications over Many-core Architectures	
Laure Abdallah, Mathieu Jan, Jérôme Ermont and Christian Fraboul	
POSTER ABSTRACT: Memory-aware Response Time	
Analysis for P-FRP Tasks	
Xingliang Zou and Albert M.K. Cheng	
POSTER ABSTRACT: Cache Persistence Aware Response Time	
Analysis for Fixed Priority Preemptive Systems	•••••
Syed Aftab Rashid, Geoffrey Nelissen and Eduardo Tovar	
POSTER ABSTRACT: An Optimizing Framework for Real-time Scheduling	
Sakthivel Manikandan Sundharam, Sebastian Altmeyer and Nicolas Navet	
POSTER ABSTRACT: Preliminary Performance Evaluation of	
HEF Scheduling Algorithm	•••••
Carlos A. Rincon and Albert M. K. Cheng	
POSTER ABSTRACT: Using Linked List in Exact Schedulability	
Tests for Fixed Priority Scheduling	•••••
Jiaming Lv, Xingliang Zou, Yu Jiang and Albert M. K. Cheng	
POSTER ABSTRACT: Online Semi-Partitioned Multiprocessor Scheduling	
of Soft Real-Time Periodic Tasks for QoS Optimization	•••••
Behnaz Sanati and Albert M.K. Cheng	
POSTER ABSTRACT: Towards Worst-Case Bounds Analysis	
of the IEEE 802.15.4e	•••••
Harrison Kurunathan, Ricardo Severino, Anis Koubaa and Eduardo Tovar	
Demo Abstracts:	
DEMO ABSTRACT: TEMPO: Integrating Scheduling Analysis	
in the Industrial Design Practices	•••••
Rafik Henia, Laurent Rioux and Nicolas Sordon	
DEMO ABSTRACT: Applications of the CPAL Language to	
Model, Simulate and Program Cyber-Physical Systems	•••••
Loïc Fejoz, Nicolas Navet, Sakthivel Manikandan Sundharam and Sebastian Altmeyer	
DEMO ABSTRACT: Demonstration of the FMTV 2016 Timing	
Verification Challenge	•••••
Arne Hamann, Dirk Ziegenbein, Simon Kramer and Martin Lukasiewycz	
DEMO ABSTRACT: Response-Time Analysis for Task Chains	
in Communicating Threads with pyCPA	•••••
Johannes Schlatow, Jonas Peeck and Rolf Ernst	

DEMO ABSTRACT: Run-Time Monitoring Environments for	
Real-Time and Safety Critical Systems	67
Geoffrey Nelissen, Humberto Carvalho, David Pereira and Eduardo Tovar	
DEMO ABSTRACT: Timing Aware Hardware Virtualization on the	
L4Re Microkernel Systems	68
Adam Lackorzynski and Alexander Warg	
DEMO ABSTRACT: Predictable SoC Architecture based on	
COTS Multi-core	69
Nitin Shivaraman, Sriram Vasudevan and Arvind Easwaran	
DEMO ABSTRACT: A Real-time Low Datarate Protocol for	
Cooperative Mobile Robot Teams	70
Gaetano Patti, Giovanni Muscato, Nunzio Abbate and Lucia Lo Bello	
Session 3: Memory	
Criticality- and Requirement-aware Bus Arbitration for Multi-core	
Mixed Criticality Systems	73
Mohamed Hassan and Hiren Patel	
Modeling and Verification of Dynamic Command Scheduling for	
Real-Time Memory Controllers	85
Yonghui Li, Benny Akesson, Kai Lampka and Kees Goossens	
Memory Servers for Multicore Systems	97
Rodolfo Pellizzoni and Heechul Yun	
Session 4: Scheduling	
TaskShuffler: A Schedule Randomization Protocol for Obfuscation	
Against Timing Inference Attacks in Real-Time Systems	111
Man-Ki Yoon, Sibin Mohan, Chien-Ying Chen and Lui Sha	
Analysis and Implementation of Global Preemptive Fixed-Priority	
Scheduling with Dynamic Cache Allocation	123
Meng Xu, Linh Thi Xuan Phan, Hyon-Young Choi and Insup Lee	
Exploring Energy Saving for Mixed-Criticality Systems on Multi-cores	135
Sujay Narayana, Pengcheng Huang, Georgia Giannopoulou, Lothar Thiele	
and R. Venkatesha Prasad	

Session 5: Outstanding Papers

Attacking the One-Out-Of-m Multicore Problem by Combining	
Hardware Management with Mixed-Criticality Provisioning	149
Namhoon Kim, Bryan Ward, Micaiah Chisholm, Cheng-Yang Fu, James H. Anderson	
and F. Donelson Smith	
Taming Non-blocking Caches to Improve Isolation in Multicore	
Real-Time Systems	161
Prathap Kumar Valsan, Heechul Yun and Farzad Farshchi	
Mixed-Criticality Federated Scheduling for Parallel Real-Time Tasks	173
Jing Li, David Ferry, Shaurya Ahuja, Kunal Agrawal, Christopher Gill and Chenyang Lu	
Complete, High-Assurance Determination of Loop Bounds	
and Infeasible Paths for WCET Analysis	185
Thomas Sewell, Felix Kam and Gernot Heiser	
Session 6: Dataflow and Stateflow Modelling	
Symbolic Buffer Sizing for Throughput-Optimal Scheduling	100
of Dataflow Graphs	199
Adnan Bouakaz, Pascal Fradet and Alain Girault	
Modeling Multi-periodic Simulink Systems by Synchronous	• • • •
Dataflow Graphs	209
Enagnon Cédric Klikpo, Jad Khatib and Alix Munier-Kordon	
Combining Offsets with Precedence Constraints to Improve Temporal	
Analysis of Cyclic Real-Time Streaming Applications	219
Philip S. Kurtin, Joost P.H.M. Hausmans and Marco J.G. Bekooij	
From Stateflow Simulation to Verified Implementation: A Verification	
Approach and A Real-Time Train Controller Design	231
Yu Jiang, Yixiao Yang, Han Liu, Hui Kong, Ming Gu, Jiaguang Sun and Lui Sha	
Session 7: Networks and Communication	
Response-Time Analysis for Task Chains in Communicating Threads	245
Johannes Schlatow and Rolf Ernst	
Buffer Space Allocation for Real-Time Priority-Aware Networks	255
Hany Kashif and Hiren Patel	
Modeling High-Performance Wormhole NoCs for Critical Real-Time	
Embedded Systems	267
Milos Panic, Carles Hernandez, Eduardo Quinones, Jaume Abella and Francisco J. Cazorla	

Multi-Objective Co-Optimization of FlexRay-based Distributed Control Systems Debayan Roy, Licong Zhang, Wanli Chang, Dip Goswami and Samarjit Chakraborty	279
Session 8: Timing Analysis and Memory	
Precise Cache Timing Analysis via Symbolic Execution	293
Improving Early Design Stage Timing Modeling in Multicore	
Based Real-Time Systems	305
David Trilla, Javier Jalle, Mikel Fernandez, Jaume Abella and Francisco J. Cazorla	
Trading Cores for Memory Bandwidth in Real-Time Systems	317