

---

# Semiconductors, Dielectrics, and Metals for Nanoelectronics 13

---

**Editors:**

**S. Kar**  
**K. Kita**  
**D. Landheer**  
**D. Misra**

**Sponsoring Divisions:**

-  **Dielectric Science & Technology**  
 **Electronics and Photonics**



Published by  
**The Electrochemical Society**  
65 South Main Street, Building D  
Pennington, NJ 08534-2839, USA  
tel 609 737 1902  
fax 609 737 2743  
[www.electrochem.org](http://www.electrochem.org)

**ecs**transactions™

**Vol. 69, No. 5**

---

Copyright 2015 by The Electrochemical Society.  
All rights reserved.

This book has been registered with Copyright Clearance Center.  
For further information, please contact the Copyright Clearance Center,  
Salem, Massachusetts.

Published by:

The Electrochemical Society  
65 South Main Street  
Pennington, New Jersey 08534-2839, USA

Telephone 609.737.1902  
Fax 609.737.2743  
e-mail: [ecs@electrochem.org](mailto:ecs@electrochem.org)  
Web: [www.electrochem.org](http://www.electrochem.org)

ISSN 1938-6737 (online)  
ISSN 1938-5862 (print)  
ISSN 2151-2051 (cd-rom)

ISBN 978-1-62332-312-7 (CD-ROM)  
ISBN 978-1-60768-670-5 (PDF)

Printed in the United States of America.

---

## Table of Contents

<i>Preface</i>	<i>iii</i>
<b>Chapter 1</b>	
<b>High Mobility Channel</b>	
Optimized Novel Indium Antimonide Quantum Well Field Effect Transistor for High-Speed and Low Power Logic Applications <i>R. Islam, M. M. Uddin, M. A. Matin</i>	3
HfO <sub>2</sub> /Al <sub>2</sub> O <sub>3</sub> /InGaAs MOSCAP Structures and InGaAs Plasma Nitridation Elaborated in a 300mm Pilot Line <i>M. Billaud, J. Duvernay, H. Grampeix, B. Pelissier, M. Martin, S. David, C. Vallée Sr., Z. Chalupa, H. Boutry, T. Baron, M. Cassé, T. Ernst, M. Vinet, G. Reimbold, O. Faynot</i>	9
(Invited) Towards a Vertical and Damage Free Post-Etch InGaAs Fin Profile: Dry Etch Processing, Sidewall Damage Assessment and Mitigation Options <i>U. Peralagu, X. Li, O. Ignatova, Y. C. Fu, D. A. J. Millar, M. J. Steer, I. M. Povey, K. Hossain, M. Jain, T. G. Golding, R. Droopad, P. K. Hurley, I. G. Thayne</i>	15
(Invited) MOS Interface Control Technologies for Advanced III-V/ Ge Devices <i>S. Takagi, C. Y. Chang, M. Yokoyama, K. Nishi, R. Zhang, M. Ke, J. H. Han, M. Takenaka</i>	37
(Invited) Border Trap Density in Al <sub>2</sub> O <sub>3</sub> /InGaAs MOS: Dependence on Hydrogen Passivation and Bias Temperature Stress <i>K. Tang, R. Droopad, P. C. McIntyre</i>	53
(Invited) Surface Passivation of High-k Dielectric Materials on Diamond Thin Films <i>K. K. Kovi, S. Majdi, M. Gabrys, N. Suntornwipat, J. Isberg</i>	61

## **Chapter 2 Nano Technology**

(Invited) Defects and Dopants in Silicon and Germanium Nanowires <i>M. Fanciulli, M. Belli, S. Paleari, A. Lamperti, A. Molle, M. Sironi, A. Pizio</i>	69
(Invited) Topological States in Multi-Orbital Honeycomb Lattices of HgTe (CdTe) Quantum Dots <i>W. Beugeling, E. Kalesaki, C. Delerue, Y. M. Niquet, D. Vanmaekelbergh, C. Morais Smith</i>	81
Utilization of a Non-Ionic Surfactant in the Fabrication of Water-Borne Polymeric Semiconductor Nanoparticles for High-Performance, Green Organic Electronics <i>J. Cho, S. Yoon, J. Ha, D. S. Chung</i>	89
Enhanced Charge-Transport Behavior on PbS Nanocrystals Capped with Atomic Ligands <i>S. Yoon, J. U. Ha, J. Cho, D. S. Chung</i>	95

## **Chapter 3 Gate Metal**

(Invited) Factors Impacting Threshold Voltage in Advanced CMOS Integration: Gate Last (FINFET) vs. Gate First (FDSOI) <i>D. Triyoso, R. Carter, J. Kluth, S. Luning, A. Child, J. Wahl, B. Mulfinger, K. Punchihewa, A. Kumar, L. Kang, R. Sporer, X. Chen, S. Straub, G. Bohra, S. Patil, X. Zhang, A. Chen, M. Togo, R. Pal</i>	103
--	-----

## **Chapter 4 Dielectrics**

Electrical Studies on Parylene-C Columnar Microfibrous Thin Films <i>I. H. Khawaji, C. Chindam, W. Orfali, O. O. Awadelkarim, A. Lakhtakia</i>	113
---	-----

## **Chapter 5 Memory**

The Effect of CoSi<sub>2</sub> Formation Process on the CMOS Transistor Electrical Properties for Sub 100nm Memory Applications 123

*J. H. Park, S. J. Kim, J. H. Lee, C. J. Yoo, H. J. Kang, B. C. Lee, J. G. Jeong*

(Invited) Variability in FinFET SRAM Cells 141

*K. Endo, S. Ouchi, T. Matsukawa, Y. Liu, M. Masahara*

(Invited) Intrinsic Unipolar SiO<sub>x</sub>-Based Resistive Switching Memory: Characterization, Mechanism and Applications 149

*Y. F. Chang, B. Fowler, F. Zhou, J. C. Lee*

(Invited) Novel Selector and 3D RRAM Development for High Density Non-Volatile Memory 165

*H. Yang, C. C. Tan, W. He, M. Li, Y. Jiang, Y. Yang*

(Invited) White-Light-Induced Annihilation of Percolation Paths in SiO<sub>2</sub> and High-k Dielectrics - Prospect for Gate Oxide Reliability Rejuvenation and Optical-Enabled Functions in CMOS Integrated Circuits 169

*D. S. Ang, T. Kawashima, Y. Zhou, K. S. Yew, M. K. Bera, H. Zhang*

Three-Dimensional Fully-Coupled Electrical and Thermal Transport Model of Dynamic Switching in Oxide Memristors 183

*X. Gao, D. Mamaly, P. R. Mickel, M. Marinella*

## **Chapter 6 Interfaces, Traps, and Reliability**

(Invited) The Influence of Defects on the Electronic Properties of Hafnia 197

*D. R. Islamov, V. A. Gritsenko, T. V. Perevalov*

(Invited) The Assessment of Border Traps in High-Mobility Channel Materials 205

*E. Simoen, A. Alian, H. Arimura, D. Lin, H. Mertens, J. Mitard, S. Sioncke, W. Fang, J. Luo, C. Zhao, A. Mocuta, N. Collaert, A. Thean, C. Claeys*

Quantitative Characterization of Near-Interface Oxide Traps in 4H-SiC MOS Capacitors by Transient Capacitance Measurements 219

*Y. Fujino, K. Kita*

## **Chapter 7 Characterisation**

Negative Gate Transconductance in MIS Tunnel Diode Induced by Peripheral Minority Carrier Control Mechanism <i>C. S. Liao, J. G. Hwu</i>	229
Nanoscale Potential Fluctuation in Non-Stoichiometric Hafnium Suboxides <i>O. M. Orlov, G. J. Krasnikov, V. A. Gritsenko, V. N. Kruchinin, T. V. Perevalov, V. S. Aliev, D. R. Islamov, I. P. Prosvirin</i>	237
Tunneling Current Induced Frequency Dispersion in the C-V Behavior of Ultra-Thin Oxide MOS Capacitors <i>C. F. Yang, J. G. Hwu</i>	243
Physically Based Analytical Modeling of 2D Electrostatic Potential for Symmetric and Asymmetric Double Gate Junctionless Field Effect Transistors in Subthreshold Region <i>I. Ahmed, Q. D. M. Khosru</i>	249
Non-Uniform Hole Current Induced Negative Capacitance Phenomenon Examined by Photo-Illumination in MOS(n) <i>H. H. Lin, Y. K. Lin, J. G. Hwu</i>	261

## **Chapter 8 Ge, SiGe, GeSn Channel**

CMOS Compatible Growth of High Quality Ge, SiGe and SiGeSn for Photonic Device Applications <i>M. A. Alher, A. Mosleh, L. Cousar, W. Dou, P. Grant, S. A. Ghemmiri, S. Al-Kabi, W. Du, M. Benamara, B. Li, M. Mortazavi, S. Q. Yu, H. A. Naseem</i>	269
Enhancement of Material Quality of (Si)GeSn Films Grown by SnCl <sub>4</sub> Precursor <i>A. Mosleh, M. A. Alher, L. Cousar, H. Abusafe, W. Dou, P. Grant, S. Al-Kabi, S. A. Ghemmiri, B. Alharthi, H. Tran, W. Du, M. Benamara, B. Li, M. Mortazavi, S. Q. Yu, H. A. Naseem</i>	279
(Invited) Effects of Ge Substrate Annealing in H <sub>2</sub> on Electron Mobility as well as on Junction Leakage in n-channel Ge MOSFETs <i>A. Toriumi, C. Lee, T. Nishimura</i>	287

Non-Thermal Equilibrium Formation of $\text{Ge}_{1-x}\text{Sn}_x$ ( $0 \leq x \leq 0.2$ ) Crystals on Insulator by Pulsed Laser Annealing <i>K. Moto, R. Matsumura, H. Chikita, T. Sadoh, H. Ikenoue, M. Miyao</i>	297
Ultra-Low Temperature (~180°C) Solid-Phase Crystallization of GeSn on Insulator Triggered by Laser-Anneal Seeding <i>R. Matsumura, K. Moto, Y. Kai, T. Sadoh, H. Ikenoue, M. Miyao</i>	301
(Invited) Fabrication of High-Quality Ge-on-Insulator Structures by Lateral Liquid Phase Epitaxy <i>T. Shimura, Y. Suzuki, M. Matsue, K. Kajimura, K. Tominaga, T. Amamoto, T. Hosoi, H. Watanabe</i>	305
Electrical Characterization of Dry and Wet Processed Interface Layer in Ge/High-K Devices <i>Y. M. Ding, D. Misra, M. Bhuyian, K. Tapily, R. D. Clark, S. Consiglio, C. S. Wajda, G. J. Leusink</i>	313

## **Chapter 9** **2D Channel**

(Invited) Excellent Wetting Behavior of Yttria on 2D Materials <i>R. Addou, M. Batzill, R. M. Wallace</i>	325
(Invited) Is the Silicene a 2D Dirac Material? <i>T. Shirasawa</i>	337
(Invited) Initial State of Graphene Growth on Ge(001) Surfaces <i>J. Dabrowski, G. Lippert, G. Lupina</i>	345
(Invited) Vertical Field Effect Transistor Based on Graphene/Transition Metal Dichalcogenide Van Der Waals Heterostructure <i>R. Moriya, T. Yamaguchi, Y. Inoue, Y. Sata, S. Morikawa, S. Masubuchi, T. Machida</i>	357

(Invited) Electronic Properties of Self-Assembled Trimesic Acid Monolayer on  
Graphene Layers  
*F. Shayeganfar*

365

Author Index

371