2016 International Conference on Microelectronic Test Structures (ICMTS 2016)

Yokohama, Japan 28 – 31 March 2016



IEEE Catalog Number: ISBN:

CFP16MTS-POD 978-1-4673-8794-1

Copyright © 2016 by the Institute of Electrical and Electronic Engineers, Inc All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP16MTS-POD

 ISBN (Print-On-Demand):
 978-1-4673-8794-1

 ISBN (Online):
 978-1-4673-8793-4

ISSN: 1071-9032

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400

Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



SESSION 1: MEMS and Sensors

2016 N	March 29, 9:00 – 10: 20
Co-Ch	airs: Stewart Smith, The University of Edinburgh, UK
9:00	An Efficient Method to Evaluate 4 million Micro-bump Interconnection Resistances for
1.1	3D Stacked 16-Mpixel Image Sensor
	Yoshiaki Takemoto, Hideki Kato, Toru Kondo, Naohiro Takazawa, Mitsuhiro Tsukimura,
	Haruhisa Saito, Kenji Kobayashi, Jun Aoki, Shunsuke Suzuki, Yuichi Gomi, Seisuke
	Matsuda, and Yoshitaka Tadaki, Olympus Corporation, Japan
9:20	An End-point Visualization Test Structure for All Plasma Dry Release of Deep-RIE
1.2	MEMS 6
	Yuki Okamoto, Eric Lebrasseur, Isao Mori, and Yoshio Mita,
	The University of Tokyo, Japan
9:40	Spring-constant measurement methods for RF-MEMS capacitive switches
1.3	Jiahui Wang, Jeroen Bielen, Cora Salm, and Jurriaan Schmitz,
	University of Twente, The Netherlands
10:00	Microfabricated test structures for thermal resonant gas sensor
1.4	Matthieu Denoual ¹ , M. Pouliquen ¹ , Julien Grand ¹ , Hussein Awala ¹ , Sveltana Mintova ¹ , O. de
	Sagazan ² , Shu Inoue ³ , Agnes Tixier-Mita ³ , Yoshio Mita ³ , and D. Robbes ¹
	¹ ENSICAEN, University of Caen, France, ² The University of Rennes, France,
	³ The University of Tokyo, Japan
	SESSION 2: Thermal Issues
2016 N	Mar 29, 11:00 – 12:20
Co-Ch	
	Hi-Deok Lee, Chungnam National University, Korea
11:00	A Test Structure for Analysis of Metal Wire Effect on Temperature Distribution in
2.1	Stacked IC
,	Toshihiro Matsuda ¹ , Haruka Demachi ¹ , Hideyuki Iwata ¹ , Tomoyuki Hatakeyama ¹ , and
	Takashi Ohzone ² ,
	¹ Toyama Prefectural University, Japan, ² Dawn Enterprise, Japan
11:20	Dedicated test-structures for investigation of the thermal impact of the BEOL in
2.2	advanced SiGe HBTs in time and frequency domain
	Rosario D'Esposito ¹ , Sebastien Fregonese ¹ , Anjan Chakravorty ² , and Thomas Zimmer ¹ ,
	¹ University of Bordeaux, France, ² IIT Madras, India
11:40	Hotspot test structures for evaluating carbon nanotube microfin coolers and
2.3	graphene-like heat spreaders
	Kjell Jeppson ¹ , Jie Bao ² , Shirong Huang ² , Yong Zhang ² , Shuangxi Sun ² , Yifeng Fu ² , and
	Johan Liu ² , ¹ Chalmers University, Sweden, ² Shanghai University, China
	,

12:00	Transistor Self-Heating Correction and Thermal Conductance Extraction using Only
2.4	DC Data
	Colin C. McAndrew ¹ , Alexandra Lorenzo-Cassagnes ¹ , and Olin L. Hartin ² ,
	¹ NXP Semiconductors, AZ, USA, ² Arizona State University, AZ, USA
	SESSION 3: Arrayed Test Structures
2016 N	Mar 29, 14:10 – 15:40
Co-Ch	airs: Tatsuya Ohguro, <i>Toshiba, Japan</i>
	Christopher Hess, PDF Solutions, USA
14:10	[Invited] Random Telegraph Noise Measurement and Analysis based on Arrayed Test
3.1	Circuit toward High S/N CMOS Image Sensors
	Rihito Kuroda, Akinobu Teramoto, and Shigetoshi Sugawa, Tohoku University, Japan
14:40	Proposal of a New Array Structure to Enable the Detection of Soft Failure and the Aging
3.2	Test with Overcurrent of Resistive Element
	Shingo Sato and Yasuhisa Omura, Kansai University, Japan,
15:00	Advanced Ioff Measureable MOSFET Array with Eliminating Leakage Current of
3.3	Peripheral Circuits
	Tsuyoshi Suzuki, Shigetaka Mori, Hidetoshi Oishi, Masaaki Bairo, Manabu Tomita,
	Kazuhisa Ogawa, Yuzo Fukuzaki, and Hidetoshi Ohnuma, Sony Corporation, Japan
15:20	Design and use of an array-based test structure to characterize mechanical stress effects
3.4	caused by WLCSP solder bumps
	Hans Tuinhout and Rob van Dalen, NXP Semiconductors, The Netherlands
	SESSION 4: Parameter Extraction
2016 N	1ar 29 16:10 – 17:10
Co-Ch	airs: Kjell Jeppson, Chalmers University, Sweden
16:10	New access resistance extraction methodology for 14nm FD-SOI technology
4.1	Jean-Baptiste Henry ¹ , Antoine Cros ¹ , Quentin Rafhay ² , Gerard Ghibaudo ² , and Julien Rosa ¹ ,
	¹ STMicroelectronics, France, ² IMEP-LAHC, France,
16:30	Test Structures for CMOS RF Reliability Assessment
4.2	Leonhard Heiß ^{1,2} , Andreas Lachmann ² , Reiner Schwab ² , Georgos Panagopoulos ² , Peter
	Baumgartner ² , Mamatha Yakkegondi Virupakshappa ² , and Doris Schmitt-Landsiedel ^{1,2} ,
	¹ Technical University of Munich, Germany, ² Intel Deutschland GmbH, Germany,
16:50	Statistical Analysis and Modeling of Random Telegraph Noise Based on Gate Delay
4.3	Variation Measurement 82
	A.K.M. Mahfuzul Islam, Tatsuya Nakai, and Hidetoshi Onodera, Kyoto University, Japan

SESSION 5: RF and Power Devices

2016 M	Iar 30 9:20 – 10:20
Co-Cha	airs: Colin McAndrew, NXP Semiconductors, USA
9:20	A High Power Curve Tracer for Characterizing Full Operational Range of SiC Power
5.1	Transistors
	Yohei Nakamura, Michihiro Shintani, Takashi Sato, and Takashi Hikihara,
	Kyoto University, Japan
9:40	A Test Structure Set for on-wafer 3D-TRL calibration
5.2	Manuel Potéreau, Arnaud Curutchet, Rosario D'Esposito, Magali De Matos, Sebastien
	Fregonese, and Thomas Zimmer, University of Bordeaux, France
10:00	Test Structures of LASCR Device for RF ESD Protection in Nanoscale CMOS Process
5.3	
	Chun-Yu Lin and Rong-Kun Chang, National Taiwan Normal University, Taiwan
004634	SESSION 6: Capacitances
	Iar 30 10:50 – 11:50
Co-Cha	
	Chadwin Young, University of Texas at Dallas, USA
10:50	Highly Effective and Versatile Test Structure for Evaluating Dielectric Properties using
6.1	Flexible Pulse Generator on Chip
	Shigetaka Mori, Ken Sawada, Manabu Tomita, Kazuhisa Ogawa, Tsuyoshi Suzuki, Hidetoshi
	Oishi, Masaaki Bairo, Yuzo Fukuzaki, and Hidetoshi Ohnuma, Sony Corporation, Japan
11:10	Extraction of Floating-Gate Capacitive Parameters in Split-Gate Flash Memory Cells
6.2	
	Yuri Tkachev, Silicon Storage Technology, Inc., CA, USA
11:30	Demonstration of MOS Capacitor Measurement for Wafer Manufacturing using a
6.3	Direct Charge Measurement
	Kenichi Takano ¹ , Masaharu Goto ¹ , Ernesto Shiling ² , Arthur Gasasira ³ , and Jiun-Hsin Liao ³ ,
	Keysight Technologies, ¹ Japan, ² CA, USA, ³ GLOBALFOUNDRIES, NY, USA

SESSION 7: Memories

2016 Mar 30 13:40 – 14:40

Co-Chairs:

Co-Cha	airs: Yuzo Fukuzaki, Sony Corporation, Japan
	Carlo Cagli, CEA/LETI, France
13:40	Test circuits to characterize setup/hold/access times, minimum voltage and maximum
7.1	frequency of operation for memory compilers
	Nitin Dhamija, Gaurav Lalani, Mike Nelson, Joe Brown, Henning Spruth, and Puneet
	Sharma, Freescale Semiconductor, India
14:00	A New Write Stability Metric Using Extended Write Butterfly Curve for Yield
7.2	Estimation in SRAM Cells at Low Supply Voltage
	Hao Qiu, Kiyoshi Takeuchi, Tomoko Mizutani, Takuya Saraya, Masaharu Kobayashi, and
	Toshiro Hiramoto, The University of Tokyo, Japan
14:20	Measurement of SRAM Power-On State for PUF Applications Using an Addressable
7.3	SRAM Cell Array Test Structure
	Kiyoshi Takeuchi, Tomoko Mizutani, Hirofumi Shinohara, Takuya Saraya, Masaharu
	Kobayashi, and Toshiro Hiramoto, The University of Tokyo, Japan
	SESSION 8: Non-Volatile Memories
2016 N	1ar 30 15:30 – 17:00
Co-Cha	airs: Jurriaan Schmitz, University of Twente, The Netherlands
	Satoshi Habu, Keysight Technologies, Japan
15:30	[Invited] New power-gating architectures using nonvolatile retention: Comparative
8.1	study of nonvolatile power-gating (NVPG) and normally-off architectures for SRAM
	Yusuke Shuto, Shuu'ichirou Yamamoto, and Satoshi Sugahara,
	Tokyo Institute of Technology, Japan
16:00	Challenges of Modeling the Split-Gate SuperFlash® Memory Cell with 1.1V Select
8.2	Transistor 142
	M. Tadayoni ¹ , S. Martinie ² , O. Rozeau ² , S. Hariharan ¹ , C. Raynaud ² , and N. Do ¹ ,
	¹ Silicon Storage Technology, Inc., CA, USA, ² CEA-LETI, France
16:20	Ultra-small and Ultra-reliable Innovative Fuses Scalable from 0.35μm to 28nm 148
8.3	Shine Chung, Wen-Kuan Fang, YC Hsu, JY Hsiao, Lupin Lin, and Wen-Hua Yu,
	Attopsemi Technology Corporation, Taiwan
16:40	Impact of a Laser Pulse On HfO ₂ -based RRAM Cells Reliability and Integrity 152
8.4	A. Krakovinsky ^{1, 2} , M. Bocquet ² , R. Wacquez ¹ , J. Coignus ¹ , D. Deleruyelle ² , C. Djaou ² ,
	G. Reimbold ¹ , and J-M. Portal ² , ¹ CEA-LETI, France, ² Aix-Marseille University, France

SESSION 9: Process and Device Characterization

2016 N	Iar 31 9:00 – 10:20
Co-Cha	airs: Larg Weiland, PDF Solutions, USA
	Bing-Yue Tsui, National Chiao Tung University, Taiwan
9:00	Test Structures to support the Development and Process Verification of Microelectrodes
9.1	for High Temperature Operation in Molten Salts
	E.O. Blair, D.K. Corrigan, I. Schmueser, J.G. Terry, S. Smith, A.R. Mount, and A.J. Walton,
	The University of Edinburgh, UK
9:20	Interface Trap Density Estimation in FinFETs from the Subthreshold Current 164
9.2	J. Schmitz, B. Kaleli, P. Kuipers, N. van den Berg, S.M. Smits, and R.J.E. Hueting,
	University of Twente, The Netherlands
9:40	Novel Test Structure for Evaluating Dynamic Dopant Activation after Ion Implantation
9.3	
	Jung-Ruey Tsai ¹ , Ruey-Dar Chang ² , Cheng-Hui Chou ² , Hsueh-Chun Liao ² , Sz-Kai Huang ^{1,2} ,
	Sung-Hung Lin ^{1,2} , and Jui-Chang Lin ^{1,2} ,
	¹ Asia University, Taiwan, ² Chang Gung University, Taiwan
10:00 9.4	Top-Gated MoS ₂ Capacitors and Transistors with High-k Dielectrics for Interface Study 172
7. T	Peng Zhao ¹ , A. Azcatl ¹ , P. Bolshakov-Barrett ¹ , P.K. Hurley ² , R.M. Wallace ¹ , and C.D. Young ¹ ,
	¹ The University of Texas at Dallas, ² University of College Cork, Ireland
	The Oliversity of Tenus at Bullas, Oliversity of Contege Corn, Fredam
	SESSION 10: Materials Characterization
2016 N	Iar 31 10:50 – 12:10
Co-Cha	airs: Bill Verzi, Agilent Technologies, USA
10:50	Chip level characterisation studies of Ni and NiFe electrochemical deposition using test
10.1	structures
	J. Murray, R. Perry, J.G. Terry, S. Smith, A.R. Mount, and A.J. Walton,
	The University of Edinburgh, UK
11:10	Test Structures for the Characterisation of Conductive Carbon Produced from
10.2	Photoresist
	S. Scarfì, S. Smith, A. Tabasnikov, I. Schmueser, E. Blair, A.S. Bunting, A.J. Walton,
	A.F. Murray and J.G. Terry, The University of Edinburgh, UK
11:30	Comparing Current Flows in Ultrashallow pn- / Schottky-like Diodes with 2-Diode Test
10.3	Method
	X. Liu and L.K. Nanver, University of Twente, The Netherlands
11:50	A Reliable Schottky Barrier Height Extraction Procedure
10.4	Bing-Yue Tsui and Fu-Tze Yu, National Chiao-Tung University