

2016 IEEE 34th VLSI Test Symposium (VTS 2016)

**Las Vegas, Nevada, USA
25-27 April 2016**



**IEEE Catalog Number: CFP16029-POD
ISBN: 978-1-4673-8455-1**

**Copyright © 2016 by the Institute of Electrical and Electronic Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP16029-POD
ISBN (Print-On-Demand):	978-1-4673-8455-1
ISBN (Online):	978-1-4673-8454-4
ISSN:	1093-0167

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

A NOVEL TECHNIQUE FOR INTERDEPENDENT TRIM CODE OPTIMIZATION	1
<i>P. Bongale, V. Sundaresan, P. Ghosh, R. Parekhji</i>	
INFANT MORTALITY TESTS FOR ANALOG AND MIXED-SIGNAL CIRCUITS	7
<i>S. Banerjee, S. Natarajan</i>	
WAFER-LEVEL PROCESS VARIATION-DRIVEN PROBE-TEST FLOW SELECTION FOR TEST COST REDUCTION IN ANALOG/RF ICS	13
<i>A. Ahmadi, A. Nahar, B. Orr, M. Pas, Y. Makris</i>	
A CONVERGENT PROCEDURE FOR PARTIALLY-REACHABLE STATES.....	19
<i>I. Pomeranz</i>	
PATH CONSTRAINT SOLVING BASED TEST GENERATION FOR OBSERVABILITY- ENHANCED BRANCH COVERAGE	25
<i>Y. Zhou, H. Li, T. Wang, B. Liu, Y. Gao, X. Li</i>	
WESPER: A FLEXIBLE SMALL DELAY DEFECT QUALITY METRIC.....	31
<i>O. Hasib, Y. Savaria, C. Thibeault</i>	
CONSISTENCY IN WAFER BASED OUTLIER SCREENING	37
<i>S. Siatkowski, C. Shan, L.-C. Wang, N. Sumikawa, W. Daasch, J. Carulli</i>	
PREDICTING V_T MEAN AND VARIANCE FROM PARALLEL I_D MEASUREMENT WITH MODEL-FITTING TECHNIQUE.....	43
<i>C.-Y. Tsai, K.-C. Lee, C.-H. Lin, S.-C. Yu, W.-R. Liao, C.-L. Hou, Y.-Y. Chen, C.-Y. Kuo, J.-N. Lee, M. Chao</i>	
YIELD IMPROVEMENT OF AN EEPROM FOR AUTOMOTIVE APPLICATIONS WHILE MAINTAINING HIGH RELIABILITY	49
<i>G. Schatzberger, F. Leisenberger, P. Sarson</i>	
ACTIVE POLYMERS FOR BIOMEDICAL MICRODEVICES AND MICROFLUIDIC SYSTEMS	55
<i>B. Gray</i>	
BUILDING TRUST IN 3PIP USING ASSET-BASED SECURITY PROPERTY VERIFICATION.....	56
<i>J. Portillo, E. John, S. Narasimhan</i>	
REVEALING SRAM MEMORY CONTENT USING SPONTANEOUS PHOTON EMISSION	62
<i>F. Stellari, P. Song, M. Villalobos, J. Sylvestri</i>	
TEST AND DIAGNOSIS OF PAPER-BASED MICROFLUIDIC BIOCHIPS	68
<i>J.-D. Li, S.-J. Wang, K. Li, T.-Y. Ho</i>	
CODE-MODULATED EMBEDDED[1] D TEST FOR PHASED ARRAYS.....	74
<i>K. Greene, V. Chauhan, B. Floyd</i>	
POST FABRICATION TUNING OF GAN BASED RF POWER AMPLIFIERS FOR PICO-CELL APPLICATIONS	78
<i>M. Hasin, J. Kitchen</i>	
PERFORMANCE ENHANCEMENT TECHNIQUES AND VERIFICATION METHODS FOR RADIO FREQUENCY CIRCUITS AND SYSTEMS	82
<i>H. Chauhan, M. Onabajo</i>	
DATA ANALYTICS IN SEMICONDUCTOR MANUFACTURING	86
<i>S. Natarajan, J. Carulli, L.-C. Wang</i>	
THERMAL ISSUES IN TEST: AN OVERVIEW OF THE SIGNIFICANT ASPECTS AND INDUSTRIAL PRACTICE	87
<i>J. Alt, P. Bernardi, A. Bosio, R. Cantoro, H. Kerkhoff, A. Leininger, W. Molzer, A. Motta, C. Pacha, A. Pagani, A. Rohani, R. Strasser</i>	
EFFECTIVE GENERATION AND EVALUATION OF DIAGNOSTIC SBST PROGRAMS	91
<i>A. Riefert, R. Cantoro, M. Sauer, M. Reorda, B. Becker</i>	
REDUCTION OF DIAGNOSTIC FAIL DATA VOLUME AND TESTER TIME USING A DYNAMIC N-COVER ALGORITHM	97
<i>S. Bodhe, M. Amyeen, C. Galendez, H. Mooers, I. Pomeranz, S. Venkataraman</i>	
USING HARDWARE TESTING APPROACHES TO IMPROVE SOFTWARE TESTING: UNDETECTABLE MUTANT IDENTIFICATION	103
<i>J. Zhang, S. Gupta</i>	
ACCURATE SPECTRAL TESTING WITH NON-COHERENT SAMPLING FOR LARGE DISTORTION TO NOISE RATIOS.....	109
<i>Y. Zhuang, D. Chen</i>	

ADAPTIVE TESTING OF ANALOG/RF CIRCUITS USING HARDWARE EXTRACTED FSM MODELS.....	115
<i>S. Deyati, B. Muldrey, A. Chatterjee</i>	
PROCESS INDEPENDENT GAIN MEASUREMENT WITH LOW OVERHEAD VIA BIST/DUT CO-DESIGN	121
<i>J. Jeong, J. Kitchen, S. Ozev</i>	
LATERAL COUPLING FAULTS IN MULTI-PORTED REGISTER FILES AND METHODS FOR THEIR TESTING.....	127
<i>D. Bhavsar, M. Lohmiller, P. Pant</i>	
PROCESS VARIATION ORIENTED DELAY TESTING OF SRAMS	133
<i>X. Zuo, S. Gupta</i>	
SHORT BURST SOFTWARE TRANSPARENT ON-LINE MBIST	139
<i>A. Becker</i>	
SECURITY VALIDATION IN IOT SPACE	145
<i>S. Ray, S. Bhunia, Y. Jin, M. Tehranipoor</i>	
A PROGRAMMABLE METHOD FOR LOW-POWER SCAN SHIFT IN SOC INTEGRATED CIRCUITS.....	146
<i>R. Wang, B. Bhaskaran, K. Natarajan, A. Abdollahian, K. Narayanun, K. Chakrabarty, A. Sanghani</i>	
DYNAMIC CLOCKING ARCHITECTURE FOR CONCURRENT TESTING AND PEAK POWER REDUCTION.....	152
<i>M. Sonawane, P. Jagannadha, S. Chadalavada, S. Sarangi, M. Yilmaz, A. Sanghani, K. Natarajan, J. Colburn, A. Sinha</i>	
IMPACT OF CROSSTALK AND PROCESS VARIATION ON CAPTURE POWER REDUCTION FOR AT-SPEED TEST	158
<i>S. Piplani, G. Visweswaran, A. Kumar</i>	
SECURITY PRIMITIVES (PUF AND TRNG) WITH STT-MRAM	164
<i>E. Vatajelu, G. Natale, P. Prinetto</i>	
SECURITY OF EMERGING NON-VOLATILE MEMORIES: ATTACKS AND DEFENSES	168
<i>K. Shamsi, Y. Jin</i>	
THWARTING TIMING ATTACKS ON NEMS RELAY BASED DESIGNS	172
<i>B. Mazumdar, S. Saeed, S. Ali, O. Sinanoglu</i>	
TEST IMPLICATIONS AND CHALLENGES IN NEAR THRESHOLD COMPUTING	176
<i>M. Tahoori, R. Aitken, S. Vangal, B. Sandhu</i>	
ACCURATE LINEARITY TESTING WITH IMPURE SINUSOIDAL STIMULUS ROBUST AGAINST FLICKER NOISE.....	177
<i>Y. Zhuang, T. Chen, S. Chaganti, D. Chen</i>	
ON-DIE LEARNING-BASED SELF-CALIBRATION OF ANALOG/RF ICS.....	183
<i>G. Volanis, D. Maliuk, Y. Lu, S. Kiruba, S. Antonopoulos, Y. Makris</i>	
REAL-TIME DC MOTOR ERROR DETECTION AND CONTROL COMPENSATION USING LINEAR CHECKSUMS	189
<i>M. Momtaz, S. Banerjee, A. Chatterjee</i>	
CACHE- AND REGISTER-AWARE SYSTEM RELIABILITY EVALUATION BASED ON DATA LIFETIME ANALYSIS	195
<i>M. Kooli, F. Kaddachi, G. Natale, A. Bosio</i>	
MICROPROCESSOR RELIABILITY-PERFORMANCE TRADEOFFS ASSESSMENT AT THE MICROARCHITECTURE LEVEL	201
<i>S. Tselonis, M. Kaliorakis, N. Foutris, G. Papadimitriou, D. Gizopoulos</i>	
ONLINE SOFT-ERROR VULNERABILITY ESTIMATION FOR MEMORY ARRAYS.....	207
<i>A. Vijayan, A. Koneru, M. Ebrahimi, K. Chakrabarty, M. Tahoori</i>	
ECC-ASPIN: AN ECC-ASSISTED POST-PACKAGE REPAIR SCHEME FOR AGING ERRORS IN DRAMS	213
<i>D.-H. Kim, L. Milor</i>	
FAULT MODELING AND TESTING OF RESISTIVE NONVOLATILE-8T SRAMS	219
<i>Y.-T. Li, Y.-X. Chen, J.-F. Li</i>	
SRAM YIELD-PER-AREA OPTIMIZATION UNDER SPATIALLY-CORRELATED PROCESS VARIATION	225
<i>J. Zhang, S. Gupta</i>	
INTRODUCTION TO APPROXIMATE COMPUTING.....	231
<i>J. Han</i>	
FAULT TOLERANT APPROXIMATE COMPUTING USING EMERGING NON-VOLATILE SPINTRONIC MEMORIES.....	232
<i>F. Obroil, A. Shirvanian, M. Tahoori</i>	

FAULT TOLERANCE OF APPROXIMATE COMPUTE ALGORITHMS	233
<i>H.-J. Wunderlich, C. Braun, A. Scholl</i>	
FLEXIBLE SCAN INTERFACE ARCHITECTURE FOR COMPLEX SOCS	234
<i>M. Sonawane, S. Chadalavada, S. Sarangi, A. Sanghani, M. Yilmaz, P. Jagannadha, J. Colburn</i>	
OPTIMIZATION OF THE IEEE 1687 ACCESS NETWORK FOR HYBRID ACCESS SCHEDULES	240
<i>S. Nuthakki, R. Karmakar, S. Chattopadhyay, K. Chakrabarty</i>	
TEST METHOD AND SCHEME FOR LOW-POWER VALIDATION IN MODERN SOC INTEGRATED CIRCUITS	246
<i>B. Bhaskaran, A. Sanghani, K. Narayanun, A. Abdollahian, A. Laknaur</i>	
SYSTEM VALIDATION AND SILICON DEBUG – IS STANDARDIZATION POSSIBLE?	252
<i>M. Ricchetti, E. Rentschler</i>	
FAULTS IN DATA PREFETCHERS: PERFORMANCE DEGRADATION AND VARIABILITY	253
<i>N. Foutris, A. Chatzidimitriou, D. Gizopoulos, J. Kalamatianos, V. Sridharan</i>	
SCALABLE PARALLEL FAULT SIMULATION FOR SHARED-MEMORY MULTIPROCESSOR SYSTEMS	259
<i>S. Hadjiitheophanous, S. Neophytou, M. Michael</i>	
TEST-POINT INSERTION EFFICIENCY ANALYSIS FOR LBIST APPLICATIONS.....	265
<i>M. He, G. Contreras, M. Tehranipoor, D. Tran, L. Winemberg</i>	
LIFETIME RELIABILITY MODELING AND ESTIMATION IN MULTI-CORE SYSTEMS	271
<i>A. Miele</i>	
EARLY SYSTEM FAILURE PREDICTION BY USING AGING IN SITU MONITORS: METHODOLOGY OF IMPLEMENTATION AND APPLICATION RESULTS	272
<i>L. Anghel, A. Benhassain, A. Sivadasan, F. Cacho, V. Huard</i>	
RUNTIME RESOURCE MANAGEMENT FOR LIFETIME EXTENSION IN MULTI-CORE SYSTEMS	273
<i>C. Bolchini</i>	
Author Index	