

2016 International Symposium on VLSI Design, Automation and Test (VLSI-DAT 2016)

**Hsinchu, Taiwan
25-27 April 2016**



**IEEE Catalog Number: CFP16847-POD
ISBN: 978-1-4673-9499-4**

**Copyright © 2016 by the Institute of Electrical and Electronics Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP16847-POD
ISBN (Print-On-Demand):	978-1-4673-9499-4
ISBN (Online):	978-1-4673-9498-7

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

A 13.56-MHZ PASSIVE NFC TAG IC IN 0.18-μM CMOS PROCESS FOR BIOMEDICAL APPLICATIONS	1
<i>Chi-Huan Lu ; Ji-An Li ; Tsung-Hsien Lin</i>	
MULTIPLE OUTPUT SWITCHED CAPACITOR DC-DC CONVERTER WITH CAPACITOR SHARING FOR SENSOR-FUSION PLATFORMS	5
<i>Yu-Jie Liang ; Po-Hung Chen ; Hung-Pin Lu ; Yuan-Hua Chu ; Wei Hwang</i>	
A LOW-POWER OSCILLATOR-BASED READOUT INTERFACE FOR MEDICAL ULTRASONIC SENSORS	9
<i>Teng-Chuan Cheng ; Chih-Wei Chen Hsu ; Hui-Chun Wang ; Tsung-Heng Tsai</i>	
A 12B 10MS/S 18.9FJ/CONVERSION-STEP SUB-RADIX-2 SAR ADC	13
<i>Kwuang-Han Chang ; Chih-Cheng Hsieh</i>	
A 2.5-BIT/CYCLE 10-BIT 160-MS/S SAR ADC IN 90-NM CMOS PROCESS	17
<i>Chia-Hsin Lee ; Chih-Huei Hou ; Chun-Po Huang ; Soon-Jyh Chang ; Yuan-Ta Hsieh ; Ying-Zong Juang</i>	
DAC LINEARITY IMPROVEMENT ALGORITHM WITH UNIT CELL SORTING BASED ON MAGIC SQUARE	21
<i>Masashi Higashino ; Shaiful Nizam Mohyar ; Haruo Kobayashi</i>	
FUNDAMENTAL DESIGN CONSIDERATION OF SAMPLING CIRCUIT	25
<i>Keita Kurihara ; Kensuke Kobayashi ; Masafumi Uemori ; Miho Arai ; Haruo Kobayashi</i>	
LINEAR PRECODING AND ADAPTIVE MULTI-TAPER SPECTRUM DETECTOR FOR COGNITIVE RADIOS	29
<i>Yi-Han Tseng ; Terng-Hsing Chiu ; Jung-Mao Lin ; Hsi-Pin Ma</i>	
TEMPERATURE TRACKING SCHEME FOR PROGRAMMABLE PHASE-SHIFTER IN PULSED RADAR SOC	33
<i>Yun-Jia Liao ; Shi-Yu Huang</i>	
TIME-DOMAIN CHARACTERISTICS OF BODY CHANNEL COMMUNICATION (BCC) AND BCC TRANSCEIVER DESIGN	37
<i>Ching-Che Chung ; Chih-Yu Lin ; Jia-Zong Yang</i>	
A 7 GB/S HALF-RATE CLOCK AND DATA RECOVERY CIRCUIT WITH COMPACT CONTROL LOOP	41
<i>Yu-Po Cheng ; Yen-Long Lee ; Ming-Hung Chien ; Soon-Jyh Chang</i>	
A 2X25GB/S 20MW SERIALIZING TRANSMITTER WITH 2.5:1 MULTIPLEXERS IN 40NM TECHNOLOGY	45
<i>Bo-Jing Lin ; Wei-Sung Chang ; Tai-Cheng Lee</i>	
A HYBRID FREQUENCY/PHASE-LOCKED LOOP FOR VERSATILE CLOCK GENERATION WITH WIDE REFERENCE FREQUENCY RANGE	49
<i>Sitao Lv ; Ni Xu ; Woogeun Rhee ; Zhihua Wang</i>	
THE LED DRIVER IC OF VISIBLE LIGHT COMMUNICATION WITH HIGH DATA RATE AND HIGH EFFICIENCY	53
<i>Yu-Chen Lee ; Jyun-Liang Lai ; Chueh-Hao Yu</i>	
AN INTEGRATED PLACEMENT AND ROUTING FOR RATIOED CAPACITOR ARRAY BASED ON ILP FORMULATION	57
<i>Pang-Yen Chou ; Mark Po-Hung Lin ; Helmut Graeb</i>	
AUTOMATIC SYNTHESIS FLOW FOR VOLTAGE RECTIFIERS WITH IMPEDANCE CONSIDERATION	61
<i>Fang-Yu Zhou ; Chang-Han Wang ; Tsung-Yueh Wu ; Yu-Kang Lou ; Chien-Nan Jimmy Liu</i>	
AREA MINIMIZATION METHOD FOR CMOS CIRCUITS USING CONSTRAINT PROGRAMMING IN ID-LAYOUT STYLE	65
<i>Hayato Mashiko ; Yukihide Kohira</i>	
THERMPL: THERMAL-AWARE PLACEMENT BASED ON THERMAL CONTRIBUTION AND LOCALITY	69
<i>Jiaxing Song ; Yu-Min Lee ; Chia-Tung Ho</i>	
MIRAVISION™ SMARTSCREEN - MEDIATEK'S APPROACH TO POWER SAVING FOR DISPLAYS	73
<i>Ying-Jui Chen</i>	
ELECTRICAL/THERMAL CO-DESIGN AND CO-SIMULATION, FROM CHIP, PACKAGE, BOARD TO SYSTEM	76
<i>C. T. Kao ; An-Yu Kuo ; Yun Dai</i>	

ARM PLATFORM FOR PERFORMANCE AND POWER EFFICIENCY - HARDWARE AND SOFTWARE PERSPECTIVES	80
<i>Ivan Lin ; Brian Jeff ; Ian Rickard</i>	
A 98.6μW ACOUSTIC SIGNAL PROCESSOR FOR FULLY-IMPLANTABLE COCHLEAR IMPLANTS	85
<i>Hao-Min Liu ; Yung-Jen Lin ; Yu-Chi Lee ; Cheng-Yen Lee ; Chia-Hsiang Yang</i>	
A 1.4 MW LOW-POWER FEED-BACK FXLMS ANC VLSI DESIGN FOR IN-EAR HEADPHONES	89
<i>Hong-Son Vu ; Kuan-Hung Chen</i>	
A MULTI-AXIS READOUT CIRCUIT USING IN FEMALE OVULATION MONITORING PLATFORM	93
<i>Hsin-Yi Yu ; Kelvin Yi-Tse Lai ; Hsie-Chia Chang ; Chen-Yi Lee</i>	
2.5D SYSTEM SYNTHESIS METHODOLOGY UNDER PERFORMANCE, POWER AND THERMAL CONSTRAINTS	97
<i>Chung-Han Chou ; Zhi-Yang Wang ; Tsui-Yun Chang ; Shih-Hsu Huang ; Shih-Chieh Chang</i>	
GUIDELINES FOR EFFECTIVE AND SIMPLIFIED DYNAMIC SUPPLY AND THRESHOLD VOLTAGE SCALING	101
<i>Toshinori Takeshita ; Tohru Ishihara ; Hidetoshi Onodera</i>	
A HIGH-LEVEL SYNTHESIS ALGORITHM FOR FPGA DESIGNS OPTIMIZING CRITICAL PATH WITH INTERCONNECTION-DELAY AND CLOCK-SKEW CONSIDERATION	105
<i>Koichi Fujiwara ; Kazushi Kawamura ; Masao Yanagisawa ; Nozomu Togawa</i>	
SINGLE LAYER DIFFERENTIAL GROUP ROUTING FOR FLIP-CHIP DESIGNS	109
<i>I-Jye Lin ; Ming-Jen Yang ; Kai-Shun Hu</i>	
AUTOMATIC MIXED-SIGNAL BEHAVIORAL MODEL GENERATION ENVIRONMENT.....	113
<i>Yun-Jing Lin ; Meng-Jung Lee ; Yu-Lan Lo ; Shu-Yi Kao</i>	
DATA ANALYTICS TO AID DETECTION OF MARGINAL DEFECTS IN SYSTEM-LEVEL TEST	117
<i>Harry H. Chen</i>	
28NM ULTRA-LOW POWER NEAR-/SUB-THRESHOLD FIRST-IN-FIRST-OUT (FIFO) MEMORY FOR MULTI-BIO-SIGNAL SENSING PLATFORMS	121
<i>Wei-Shen Hsu ; Po-Tsang Huang ; Shang-Lin Wu ; Ching-Te Chuang ; Wei Hwang ; Ming-Hsien Tu ; Ming-Yu Yin</i>	
A 128-KB 25% POWER REDUCED 1T HIGH DENSITY ROM WITH 0.55 NS ACCESS TIME USING LOW SWING BITLINE EDGE SENSING IN 16NM FINFET TECHNOLOGY	125
<i>Sachin Taneja ; Vaibhav Verma ; Prashant Dubey</i>	
A 1V 800MHZ 140KB REGISTER FILE COMPILER USING VARIATION AWARE SELF-TIMING IN 40NM BULK CMOS.....	129
<i>Rachit Dave ; Vivek Kumar Dikshit ; Prshant Dubey</i>	
3D-IC TEST ARCHITECTURE FOR TSVS WITH DIFFERENT IMPACT RANGES OF CROSSTALK FAULTS	133
<i>Wen-Hsuan Hsu ; Michael A. Kochte ; Kuen-Jong Lee</i>	
SERL: SOFT ERROR RESILIENT LATCH DESIGN	137
<i>Chun-Wei Jacky Chang ; Hsuan-Ming Ryan Huang ; Yuwen Lin ; Charles H. -P. Wen</i>	
A TEST-PER-CYCLE BIST ARCHITECTURE WITH LOW AREA OVERHEAD AND NO STORAGE REQUIREMENT	141
<i>Chung-Min Shiao ; Wei-Cheng Lien ; Kuen-Jong Lee</i>	
ARCHITECTURE AGNOSTIC ENERGY MODEL FOR GPU-BASED DESIGN.....	145
<i>Arthur Marmin ; Chun-Hung Lai ; Haruyuki Tago ; Hsun-Lun Huang ; Juin-Ming Lu</i>	
SNIPER-TEVR: CORE-VARIATION SIMULATION PLATFORM WITH REGISTER-LEVEL FAULT INJECTION FOR ROBUST COMPUTING IN CMP SYSTEM	149
<i>Ching-Yao Chou ; Yi-Chieh Ho ; Huai-Ting Li ; An-Yeu Andy Wu</i>	
INTERFERENCE-AWARE BATCH MEMORY SCHEDULING IN HETEROGENEOUS MULTICORE ARCHITECTURE.....	153
<i>Chun-Hsien Lu ; Hung-Lin Chao ; Yi-Chien Song ; Pao-Ann Hsiung</i>	
SCALABLE MUTLI-LAYER BARRIER SYNCHRONIZATION ON NOC.....	157
<i>Yu-Lun Tseng ; Kun-Hua Huang ; Bo-Cheng Charles Lai</i>	
NON-VOLATILE MEMORY VERSUS BIG DATA	161
<i>Tei-Wei Kuo</i>	
STORAGE CONSIDERATION FOR BIG DATA IN THE CLOUD	162
<i>Yun-Ping Hsu</i>	

SDA: SOFTWARE-DEFINED ACCELERATOR FOR LARGE-SCALE DEEP LEARNING SYSTEM.....	163
<i>Jian Ouyang</i>	
UNSUPERVISED HIERARCHICAL CLUSTERING BASED ON SEQUENTIAL PARTITIONING AND MERGING.....	164
<i>Sheng-Jyh Wang</i>	
MANUFACTURING INTELLIGENCE AND SMART PRODUCTION FOR INDUSTRY 3.5 AND EMPIRICAL STUDY OF DECISION-BASED VIRTUAL METROLOGY FOR CONTROLLING OVERLAY ERRORS.....	165
<i>Chen-Fu Chien ; Ying-Jen Chen</i>	
INNOVATIONS SUCH AS AUTONOMOUS DRIVING DEMAND NEW METHODS AND TOOLS IN SYSTEMS ENGINEERING.....	169
<i>Eric Sax</i>	
MICROCONTROLLER IMPLEMENTATION OF LOW-POWER COMPRESSION FOR WEARABLE BIOSIGNAL TRANSMITTER.....	170
<i>Chih-Ting Chang ; Chen-Ming Nien ; Robert Rieger</i>	
AN EFFICIENT AND EFFECTIVE PERFORMANCE ESTIMATION METHOD FOR DSE.....	174
<i>Chen Lin ; Xueliang Du ; Xinwei Jiang ; Donglin Wang</i>	
A SMART SURVEILLANCE SYSTEM WITH MULTIPLE PEOPLE DETECTION, TRACKING, AND BEHAVIOR ANALYSIS.....	178
<i>Chia-Jui Yang ; Ting Chou ; Fong-An Chang ; Chang Ssu-Yuan ; Jiun-In Guo</i>	
DESIGN AND IMPLEMENTATION OF A DANGEROUS DRIVING BEHAVIOR ANALYSIS SYSTEM.....	182
<i>Chun-Yu Chung ; Yi-Ting Lai ; Jiun-In Guo</i>	
A 70NW, 0.3V TEMPERATURE COMPENSATION VOLTAGE REFERENCE CONSISTING OF SUBTHRESHOLD MOSFETS IN 65NM CMOS TECHNOLOGY.....	186
<i>Ting-Chou Lu ; Ming-Dou Ker ; Hsiao-Wen Zan</i>	
A PRECISE DECIBEL-LINEAR PROGRAMMABLE-GAIN AMPLIFIER FOR ULTRASOUND IMAGING RECEIVERS.....	190
<i>Pei-Keng Tsai ; Po-Chih Ku ; Chih-Cheng Lu ; Cheng-Ming Shih ; Liang-Hung Lu</i>	
AN ANALOG FRONT-END WITH FAST MOTION ARTIFACT RECOVERY FOR BIO-SIGNAL RECORDING.....	194
<i>Yu-Ting Zhong ; Po-Chiun Huang</i>	
OVERLAY-AWARE LAYOUT LEGALIZATION FOR SELF-ALIGNED DOUBLE PATTERNING LITHOGRAPHY.....	198
<i>Chong-Meng Huang ; Shao-Yun Fang</i>	
TRIM MASK OPTIMIZATION FOR HYBRID MULTIPLE PATTERNING LITHOGRAPHY.....	202
<i>Yin-Lu Chang ; Shao-Yun Fang</i>	
A LITHOGRAPHIC MASK MANUFACTURABILITY AND PATTERN FIDELITY AWARE OPC ALGORITHM.....	206
<i>Ahmed Awad ; Atsushi Takahashi</i>	
AN ENERGY-EFFICIENT NONVOLATILE MICROPROCESSOR CONSIDERING SOFTWARE-HARDWARE INTERACTION FOR ENERGY HARVESTING APPLICATIONS.....	210
<i>Tsai-Kan Chien ; Lih-Yih Chiou ; Chang-Chia Lee ; Yao-Chun Chuang ; Shien-Han Ke ; Shyh-Shyuan Sheu ; Heng-Yuan Li ; Pei-Hua Wang ; Tzu-Kun Ku ; Ming-Jinn Tsai ; Chih-I Wu</i>	
HIGH PERFORMANCE VLSI ARCHITECTURE FOR 3-D DISCRETE WAVELET TRANSFORM.....	214
<i>B. K. N. Srinivasarao ; Indrajit Chakrabarti</i>	
A VARIABLE-LATENCY, ULTRA-LOW-VOLTAGE RISC PROCESSOR WITH A NEW IN-SITU ERROR DETECTION AND CORRECTION TECHNIQUE.....	218
<i>Chi-Chun Lin ; Kuo-Chiang Chang ; Chih-Wei Liu</i>	
TEST COVERAGE DEBUGGING FOR DESIGNS WITH TIMING EXCEPTION PATHS.....	222
<i>Kun-Han Tsai</i>	
AN IR-DROP GUIDED TEST PATTERN GENERATION TECHNIQUE.....	226
<i>Li-Chen Tsai ; Jiun-Zong Li ; Yi-Tsung Lin ; Jiun-Lang Huang ; Ann Shih ; Zoe F. Conroy</i>	
ON GATE FUNCTION BASED TESTS FOR SCAN DESIGNS.....	230
<i>Xijiang Lin ; Sudhakar M. Reddy</i>	
THE PRESENT AND FUTURE OF MOORE'S LAW.....	234
<i>Peng Bai</i>	
NEW SYSTEMS OPPORTUNITIES IN CLOUD-SCALE DATA CENTER.....	235
<i>Tzi-Cker Chiueh</i>	
MORE THAN MOORE - EXPANDS THE SEMICONDUCTOR WORLD.....	236
<i>Hidemi Hank Takasu</i>	

MORE THAN MOORE'S LAW - SCALING WITH SILICON PHOTONICS	238
<i>Young-Kai Chen</i>	
TREND, TECHNOLOGY AND ARCHITECTURE OF SMALL CELL IN 5G ERA.....	239
<i>Chun-Nan Liu</i>	
DOHERTY TECHNIQUES FOR 5G RF AND MM-WAVE POWER AMPLIFIERS.....	241
<i>Patrick Reynaert ; Yuhe Cao ; Marco Vigilante ; Paramartha Indirayanti</i>	
MIXED ANALOG-DIGITAL PULSE-WIDTH MODULATOR FOR MASSIVE-MIMO	
TRANSMITTERS	243
<i>Yannis Papananos ; Nikolaos Alexiou ; Konstantinos Galanopoulos ; David Seebacher ; Franz Dielacher</i>	
ULTRA-LOW POWER SOC FOR WEARABLE & LOT	245
<i>Uming Ko</i>	
5G AND IOT	246
<i>Li Fung Chang</i>	
FOR YOUR EYES ONLY? UAV AND DJI	247
<i>Zexiang Li</i>	
Author Index	