

2016 IEEE 8th International Memory Workshop (IMW 2016)

**Paris, France
15 – 18 May 2016**



**IEEE Catalog Number: CFP16NOV-POD
ISBN: 978-1-4673-8834-4**

**Copyright © 2016 by the Institute of Electrical and Electronics Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP16NOV-POD
ISBN (Print-On-Demand):	978-1-4673-8834-4
ISBN (Online):	978-1-4673-8833-7

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

IMW 2016 Table of Contents

IMW 2016 Committees	vii
Summary of Events	viii
Schedule.....	ix

Invited Papers

NAND Flash Memory Revolution	1
<i>Seiichi Aritome</i>	
Universal Signatures from Non-Universal Memories: Clues for the Future.....	5
<i>L. Perniola, G. Molas, G. Navarro, E. Nowak, V. Sousa, E. Vianello, B. De Salvo</i>	
eNVM Technologies Scaling Outlook and Emerging NVM Technologies for Embedded Applications.....	8
<i>Nhan Do</i>	
Storage as fast as rest of the System	177
<i>Annie Foong and Frank Hady</i>	

Poster Session

Ultra Low Power Charge Pump with Multi-Step Charging and Charge Sharing.....	12
<i>Steve Ngueya W., Julien Mellier, Stephane Ricard, Jean-Michel Portal, Hassen Aziza</i>	
Reliability Characterization of TaOx-based Commercial ReRAM in Combination with Radiation.....	16
<i>Jean Yang-Scharlotta, Mehran Amrbar, Joshua Holt, Douglas Sheldon</i>	
SuperFlash® Scaling Aspects: Program Disturb	21
<i>Viktor Markov, JinHo Kim, Alexander Kotov</i>	
An Efficient Sudden-Power-off-Recovery Design with Guaranteed Booting Time for Solid State Drives	25
<i>Yu-Ming Chang, Ping-Hsien Lin, Ye-Jyun Lin, Tai-Chun Kuo, Yuan-Hao Chang, Yung-Chun Li, Hsiang-Pang Li, KC Wang</i>	
Reduction of GIDL using Dual Work-Function Metal Gate in DRAM	29
<i>S. K. Gautam, S. Maheshwaram, S. K. Manhas, Arvind Kumar, Steven Sherman, Sung Ho Jo</i>	
Hybrid CMOS-OxRAM Image Sensor for Overexposure Control	33
<i>Ashwani Kumar, Mukul Sarkar, Manan Suri</i>	

Threshold Switching in Amorphous Cr-doped Vanadium Oxide for New Crossbar Selector	37
<i>J. A. J. Rupp, R. Waser, D. J. Wouters</i>	
Heirarchical Full-Chip Fast-simulation Based Design Mitigation of CHC in NAND Flash Memory.....	41
<i>Balaji Vaidyanathan, Preston Kauk, Santhosh Krishnan, Manik Advani, Qiang Tang, Mattia Cichocki, Marco-Domenico Tiburzi, Michele Incarnati</i>	
The Statistical Evaluation of Correlations between LRS and HRS Relaxations in RRAM Array.....	44
<i>Chen Wang, Huaqiang Wu, Bin Gao, Lingjun Dai, Dong Wu, He Qian, Deepak C. Sekar, Zhichao Lu, Gary Bronner</i>	
Memory System Architecture Optimization for Enterprise All-RRAM Solid State Drives.....	48
<i>Lorenzo Zuolo, Cristian Zambelli, Alessandro Grossi, Piero Olivo, Rino Micheloni, Stephen Bates</i>	
Internal Cell Resistance as the Origin of Abrupt Reset Behavior in HfO₂-based Devices determined from Current Compliance Series	52
<i>Alexander Hardtdegen, Camilla La Torre, Hehe Zhang, Carsten Funck, Stephan Menzel, Rainer Waser, Susanne Hoffmann-Eifert</i>	
Demonstration of Yield Improvement for on-via MTJ using a 2-Mbit 1T-1MTJ STT-MRAM Test Chip	56
<i>Hiroki Koike, Sadahiko Miura, Hiroaki Honjo, Toshinari Watanabe, Hideo Sato, Soshi Sato, Takashi Nasuno, Yasuo Noguchi, Mitsuo Yasuhira, Takaho Tanigawa, Masakazu Muraguchi, Masaaki Niwa, Kenchi Ito, Shoji Ikeda, Hideo Ohno, Tetsuo Endoh</i>	

Technical Papers

Doped Gd-O based RRAM for embedded application	60
<i>C. Y. Chen, L. Goux, A. Fantini, A. Redolfi, G. Groeseneken, M. Jurczak</i>	
Endurance/Retention Trade off in HfO_x and TaO_x based RRAM	64
<i>M. Azzaz, E. Vianello, B. Sklenard, P. Blaise, A. Roule, C. Sabbione, S. Bernasconi, C. Charpin, C. Cagli, E. Jalaguier, S. Jeannot, S. Denorme, P. Candelier, M. Yu, L. Nistor, C. Fenouillet-Beranger, L. Perniola</i>	
Vertical CBRAM (V-CBRAM): From Experimental Data to Design Perspectives	68
<i>G. Piccolboni, M. Parise, G. Molas, A. Levisse, J.M. Portal, R. Coquand, C. Carabasse, M. Bernard, A. Roule, J.P. Noel, B. Giraud, M. Harrand, C. Cagli, T. Magis, E. Vianello, B. De Salvo, G. Ghibaudo, L. Perniola</i>	
Carbon-Based Resistive Memories	72
<i>W. W. Koelmans, T. Bachmann, F. Zipoli, A. K. Ott, C. Dou, A. C. Ferrari, O. Cojocaru-Mirédin, S. Zhang, C. Scheu, M. Wuttig, V. K. Nagareddy, M. F. Craciun, A. M. Alexeev, C. D. Wright, V. P. Jonnalagadda, A. Curioni, A. Sebastian, E. Eleftheriou</i>	
Device Characteristics of Single-Gate Vertical Channel (SGVC) 3D NAND Flash Architecture.....	76
<i>Chen-Jun Wu, Hang-Ting Lue, Tzu-Hsuan Hsu, Chih-Chang Hsieh, Wei-Chen Chen, Pei-Ying Du, Chia-Jung Chiu and Chih-Yuan Lu</i>	
A Bottom-Source Single-Gate Vertical Channel (BS-SGVC) 3D NAND Flash Architecture and Studies of Bottom Source Engineering	80
<i>Sheng-Chih Lai, Hang-Ting Lue, Tzu-Hsuan Hsu, Chen-Jun Wu, Li-Yang Liang, Pei-Ying Du, Chia-Jung Chiu and Chih-Yuan Lu</i>	
In Depth Analysis of Post-Program VT Instability after Electrical Stress in 3D SONOS Memories	84
<i>Alexandre Subirats, Antonio Arreghini, Robin Degraeve, Dimitri Linten, Geert Van den bosch, Arnaud Furnemont</i>	

Improvement of Poly-Si Channel Vertical Charge Trapping NAND Devices Characteristics by High Pressure D2/H2 Annealing	88
<i>L. Breuil, J.G. Lisoni, R. Delhougne, C.L. Tan, J. Van Houdt, G. Van den bosch, A. Furnemont</i>	
A Double-Data- Rate 2 (DDR2) Interface Phase-change Memory with 533MB/s Read -Write Data Rate and 37.5ns Access Latency for Memory-Type Storage Class Memory Applications.....	92
<i>Hsiang-Lan Lung, Christopher P. Miller, Chia-Jung Chen, Scott C. Lewis, Jack Morish, Tony Perri, Richard C. Jordan, Hsin-Yi Ho, Tu-Shun Chen, Wei-Chih Chien, Mark Drapa, Tom Maffitt, Jerry Heath, Yutaka Nakamura, Junka Okazawa, Kohji Hosokawa, Matt Brigh</i>	
Demonstration of Reliable Triple-Level-Cell (TLC) Phase-Change Memory	97
<i>M. Stanisavljevic, H. Pozidis, A. Athmanathan, N. Papandreou, T. Mittelholzer, E. Eleftheriou</i>	
N-doping Impact in Optimized Ge-rich Materials Based Phase-Change Memory	101
<i>G. Navarro, V. Sousa, P. Noé, N. Castellani, M. Coué, J. Kluge, A. Kiouseloglou, C. Sabbione, A. Persico, A. Roule, O. Cueto, S. Blonkowski, F. Fillot, N. Bernier, R. Annunziata, M. Borghi, E. Palumbo, P. Zuliani, L. Perniola</i>	
Comparative Analysis of Program/Read Disturb Robustness for GeSbTe-Based Phase-Change Memory Devices	105
<i>N. Castellani, G. Navarro, V. Sousa, P. Zuliani, R. Annunziata, M. Borghi, L. Perniola, G. Reimbold</i>	
High Operating Temperature Reliability of Optimized Ge-rich GST Wall PCM Devices	109
<i>J. Kluge, G. Navarro, V. Sousa, N. Castellani, S. Blonkowski, R. Annunziata, P. Zuliani, L. Perniola</i>	
Junctionless Array with Ultrathin poly\TiN Floating Gate and HfAlO based Intergate Dielectric for Sub-15nm Planar NAND Flash	113
<i>Pieter Blomme, Janko Versluis, Monique Ercken, Laurent Sourieau, Hubert Hody, Guglielma Vecchio, Vasile Paraschiv, Chi Lim Tan, Geert Van den bosch, Jan Van Houdt</i>	
Effect of Read Disturb on Incomplete Blocks in MLC NAND Flash Arrays.....	117
<i>N. Papandreou, T. Parnell, T. Mittelholzer, H. Pozidis, T. Griffin, G. Tressler, T. Fisher, C. Camp</i>	
Analytical Model to Evaluate the Role of Deep Trap State in the Reliability of NAND Flash Memory and its Process Dependence	121
<i>B-J. Yang, Y-T. Wu, Y-Y. Chiu, R. Shirota, T-M. Kuo, J-H. Chang, P-Y. Wang</i>	
Theoretical Analysis of Planar Flat Floating Gate NAND Flash Device and Experimental Study of Floating-gate (FG)/Charge-trapping (CT) Fusion Device for Comprehensive Understanding of Charge Storage and Operation Principle	125
<i>Hang-Ting Lue, Pei-Ying Du, Roger Lo, Chih-Yuan Lu</i>	
Application Optimized Adaptive ECC with Advanced LDPCs to Resolve Trade-off among Reliability, Performance, and Cost of Solid-State Drives	129
<i>Yusuke Yamaga, Chihiro Matsui, Shogo Hachiya, Ken Takeuchi</i>	
17x Reliability Enhanced LDPC Code with Burst-Error Masking and High-Precision LLR for Highly Reliable Solid-State-Drives with TLC NAND Flash Memory	133
<i>Tsukasa Tokutomi, Ken Takeuchi</i>	
Privacy-Protection SSD with Precision ECC and Crush Techniques for 15.5× Improved Data-Lifetime Control.....	137
<i>Hiroki Yamazawa, Kazuki Maeda, Tomoko Ogura Iwasaki, Ken Takeuchi</i>	
Construction of High-Rate Generalized Concatenated Codes for Applications in Non-Volatile Flash Memories.....	141
<i>Jens Spinner, Mohammed Rajab, Jurgen Freudenberger</i>	
Highly Scalable 2nd-Generation 45-nm Split-gate Embedded Flash with 10-ns Access Time and 1M-Cycling Endurance	145

<i>Yong Kyu Lee, Hongkook Min, Changmin Jeon, Boyoung Seo, Gayoung Lee, Eunkang Park, Donghyun Kim, Changhyun Park, Baeseong Kwon, Minsu Kim, Bongsang Lee, Duckhyung Lee, Hyosang Lee, Jisung Kim, Sunghee Cho</i>	
Functionality Demonstration of a High-Density 2.5V Self-Aligned Split-Gate NVM Cell Embedded Into 40nm CMOS Logic Process for Automotive Microcontrollers	149
L.Q. Luo, Z.Q. Teo, Y.J. Kong, F.X. Deng, J.Q. Liu, F. Zhang, X.S. Cai, K.M. Tan, K.Y. Lim, P. Khoo, S.M. Jung, S.Y. Siah, D. Shum, C.M. Wang, J.C. Xing, G.Y. Liu, Y. Diao, G.M. Lin, L. Tee, S.M. Lemke, P. Ghazavi, X. Liu, N. Do	
In-depth Analysis of NBTI at 2X nm Node DRAM	153
Seunguk Han, Sungsam Lee, Sungkeon Baek, Sungho Jang, Wonchang Jeong, Kijae Huh, Moonyoung Jeong, Junhee Lim, Satoru Yamada, Hyeongsun Hong, Kyupil Lee, Gyoyoung Jin, Eunseung Jung	
High Temperature Data Retention of Ferroelectric Memory on 130nm and 180nm CMOS	157
J. A. Rodriguez, C. Zhou, T. Graf, R. Bailey, M. Wiegand, T. Wang, M. Ball, H.C. Wen, K.R. Udayakumar, S. Summerfelt, T. San, T. Moise	
A Si-doped High-Performance WO_x Resistance Memory Using a Novel Field-Enhanced Structure	161
Kuang-Hao Chiang, Erh-Kun Lai, Chao-Hung Wang, Yu-Hsuan Lin, Po-Hao Tseng, Jau-Yi Wu, Ming-Hsiu Lee, Dai-Ying Lee, Yu-Yu Lin, Feng-Ming Lee, Kuang-Yeu Hsieh, and Chih-Yuan Lu	
An Ultra Low-Power Non-Volatile Memory Design Enabled By Subquantum Conductive-Bridge RAM	165
Nathan Gonzales, John Dinh, Derric Lewis, Nad Gilbert, Bård Pedersen, Deepak Kamalanathan, John R. Jameson, Shane Hollmer	
Investigation of Factors Affecting SET-Disturb Failure Time in a Resistive Switching Memory	169
P. C. Su, Y. T. Chung, M. C. Chen, Tahui Wang	
Fully Analytical Compact Model of OxRAM based on Joule Heating and Electromigration for DC and Pulsed Operation	173
S. Blonkowski, T. Cabout, M. Azzaz, C. Cagli, E. Jalaguier	
Author Index	181