

2016 IEEE 46th International Symposium on Multiple-Valued Logic (ISMVL 2016)

**Sapporo, Japan
18-20 May 2016**



**IEEE Catalog Number: CFP16034-POD
ISBN: 978-1-4673-9490-1**

**Copyright © 2016 by the Institute of Electrical and Electronics Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP16034-POD
ISBN (Print-On-Demand):	978-1-4673-9490-1
ISBN (Online):	978-1-4673-9489-5
ISSN:	0195-623X

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2016 IEEE 46th International Symposium on Multiple-Valued Logic

ISMVL 2016

Table of Contents

Message from the Symposium Chair.....	x
Message from the Program Chair.....	xi
Symposium Committee.....	xii
Reviewers.....	xv

Invited Address I

Elucidation of Brain Activities by Electroencephalograms and It's Application to Brain Computer Interface	1
<i>Takahiro Yamanoi</i>	

Session 1A: Circuits I

Energy-Efficient and Highly-Reliable Nonvolatile FPGA Using Self-Terminated Power-Gating Scheme	5
<i>Daisuke Suzuki and Takahiro Hanyu</i>	
CNTFET-RFB: An Error Correction Implementation for Multi-valued CNTFET Logic	11
<i>Gopalakrishnan Sundararajan and Chris Winstead</i>	
Ternary Versus Binary Multiplication with Current-Mode CNTFET-Based K-Valued Converters	17
<i>Mona Moradi, Reza Faghieh Mirzaee, and Keivan Navi</i>	
Design of Ratioless Ternary Inverter Using Graphene Barristor	23
<i>Sunwoo Heo, Jinwoo Noh, Yun Ji Kim, So-Young Kim, Abdul Karim Khan, and Byoung Hun Lee</i>	

Session 1B: Synthesis of Reversible Circuits

Re-Writing HDL Descriptions for Line-Aware Synthesis of Reversible Circuits	31
<i>Zaid Alwardi, Robert Wille, and Rolf Drechsler</i>	

An Improved Factorization Approach to Reversible Circuit Synthesis Based on EXORs of Products of EXORs	37
<i>Linh Tran, Addison Gronquist, Marek Perkowski, and John Caughman</i>	
Fault Detection in Parity Preserving Reversible Circuits	44
<i>Nils Przigoda, Gerhard Dueck, Robert Wille, and Rolf Drechsler</i>	
Notes on Majority Boolean Algebra	50
<i>Anupam Chattopadhyay, Luca Amarú, Mathias Soeken, Pierre-Emmanuel Gaillardon, and Giovanni De Micheli</i>	

Invited Address II

Realization of Associative Image Search: Development of Image Retrieval Platform for Enhancing Serendipity	56
<i>Miki Haseyama</i>	

Session 2A: Circuits II

An FFT Circuit Using Nested RNS in a Digital Spectrometer for a Radio Telescope	60
<i>Hiroki Nakahara, Tsutomu Sasao, Hiroyuki Nakanishi, Kazumasa Iwai, Tohru Nagao, and Naoya Ogawa</i>	
Double-Rate Equalization Using Tomlinson-Harashima Precoding for Multi-valued Data Transmission	66
<i>Yosuke Iijima and Yasushi Yuminaka</i>	
Context-Based Error Correction Scheme Using Recurrent Neural Network for Resilient and Efficient Intra-Chip Data Transmission	72
<i>Naoto Sugaya, Masanori Natsui, and Takahiro Hanyu</i>	

Session 2B: Clone

Monomial Clones: Local Results and Global Properties	78
<i>Hajime Machida and Jovanka Pantović</i>	
Centralizing Monoids on a Three-Element Set Related to Binary Idempotent Functions	84
<i>Hajime Machida and Ivo G. Rosenberg</i>	
Minimal Weighted Clones with Boolean Support	90
<i>Peter G. Jeavons, Andrius Vaicenavičius, and Stanislav Živný</i>	

Session 3A: Index Generation Functions

An Efficient Heuristic for Linear Decomposition of Index Generation Functions	96
<i>Shinobu Nagayama, Tsutomu Sasao, and Jon T. Butler</i>	
Index Generation Functions Based on Linear and Polynomial Transformations	102
<i>Helena Astola, Radomir S. Stanković, and Jaakko T. Astola</i>	

An Algebraic Approach to Reducing the Number of Variables of Incompletely Defined Discrete Functions	107
<i>Jaakko T. Astola, Pekka Astola, Radomir S. Stanković, and Ioan Tabus</i>	
A Realization of Index Generation Functions Using Multiple IGUs	113
<i>Tsutomu Sasao</i>	

Session 3B: Algebra I

Set Representation of Partial Dynamic De Morgan Algebras	119
<i>Ivan Chajda and Jan Paseka</i>	
Tolerance Distances on Minimal Coverings	125
<i>Catalin Zara and Dan A. Simovici</i>	
Paraconsistent Double Negation That Can Simulate Classical Negation	131
<i>Norihiro Kamide</i>	
Cut-Free Systems for Restricted Bi-Intuitionistic Logic and Its Connexive Extension	137
<i>Norihiro Kamide</i>	

Invited Address III

Power of Enumeration — BDD/ZDD-Based Techniques for Discrete Structure Manipulation	143
<i>Shin-Ichi Minato</i>	

Session 4A: From Reversible to Quantum Circuits

Integrated Synthesis of Linear Nearest Neighbor Ancilla-Free MCT Circuits	144
<i>Md. Mazder Rahman, Gerhard W. Dueck, Anupam Chattopadhyay, and Robert Wille</i>	
Technology Mapping of Reversible Circuits to Clifford+T Quantum Circuits	150
<i>Nabila Abdessaied, Matthew Amy, Mathias Soeken, and Rolf Drechsler</i>	
Nearest-Neighbor and Fault-Tolerant Quantum Circuit Implementation	156
<i>Laxmidhar Biswal, Chandan Bandyopadhyay, Anupam Chattopadhyay, Robert Wille, Rolf Drechsler, and Hafizur Rahaman</i>	

Session 4B: Algebra II

Some Properties of Generalized State Operators on Residuated Lattices	162
<i>Michiro Kondo and Mayuka F. Kawaguchi</i>	
Simple Characterizations of Perfect Residuated Lattices	167
<i>Michiro Kondo</i>	

Invited Address IV

SPRUCE, an Embedded Compact Stack Machine for IGBT Power Modules	172
<i>A. Shorten and W. T. Ng</i>	

Session 5A: Intelligent Medical and Welfare Engineering

Gray-Scale Morphology Based Image Segmentation and Character Extraction Using SVM	177
<i>Jianjun Chen and Noboru Takagi</i>	
A Low-Voltage and Low-Power CMOS Temperature Sensor Circuit with Digital Output for Wireless Healthcare Monitoring System	183
<i>Agung Setiabudi, Ryota Sakamoto, Hiroki Tamura, and Koichi Tanno</i>	
Dependency Analysis of BMI in Health Checkup Blood Data	189
<i>Mizuki Higuchi, Kenichi Sorachi, and Yutaka Hata</i>	
Novel Instrumentation Amplifier Architectures Insensitive to Resistor Mismatches and Offset Voltage for Biological Signal Processing	194
<i>Zainul Abidin, Koichi Tanno, Shota Mago, and Hiroki Tamura</i>	
Study Support System of Character Drawing Considering Feeling Evaluation	200
<i>Ryuichi Murakami and Noriaki Muranaka</i>	

Session 5B: Logic I

Gibbs Characterization of Binary and Ternary Bent Functions	205
<i>Radomir S. Stanković, Milena Stanković, Jaakko T. Astola, and Claudio Moraga</i>	
On Constructing Secure and Hardware-Efficient Invertible Mappings	211
<i>Elena Dubrova</i>	
Formal Design of Pipelined GF Arithmetic Circuits and Its Application to Cryptographic Processors	217
<i>Rei Ueno, Yukihiro Sugawara, Naofumi Homma, and Takafumi Aoki</i>	
Realization of FIR Digital Filters Based on Stochastic/Binary Hybrid Computation	223
<i>Shunsuke Koshita, Naoya Onizawa, Masahide Abe, Takahiro Hanyu, and Masayuki Kawamata</i>	
The Pascal Triangle (1654), the Reed-Muller-Fourier Transform (1992), and the Discrete Pascal Transform (2005)	229
<i>Claudio Moraga, Radomir S. Stanković, and Milena Stanković</i>	

Session 6A: Quantum Gates and Quantum States

New Two-Qubit Gate Library with Entanglement	235
<i>Md Belayet Ali, Takashi Hirayama, Katsuhisa Yamanaka, and Yasuaki Nishitani</i>	

Quantum p-Valued Toffoli and Deutsch Gates with Conjunctive or Disjunctive Mixed Polarity Control	241
<i>Claudio Moraga</i>	
Logic Synthesis for Quantum State Generation	247
<i>Philipp Niemann, Rhitam Datta, and Robert Wille</i>	
Quantum Algorithmic Complexity of Three-Qubit Pure States	253
<i>Martin Lukac and Aikaterini Mandilara</i>	
 Session 6B: Logic II	
A Study on Realizing Awareness Using 3VL-MLP	258
<i>Qiangfu Zhao</i>	
Multi-valued Problem Solvers	264
<i>Bernd Steinbach, Stefan Heinrich, and Christian Posthoff</i>	
A Bit-Vector Approach to Satisfiability Testing in Finitely-Valued Logics	270
<i>Joan Ramon Soler and Felip Manyà</i>	
On the Inadmissible Class of Multiple-Valued Faulty-Functions under Stuck-at Faults	276
<i>Debabani Chowdhury, Debesh K. Das, Bhargab B. Bhattacharya, and Tsutomu Sasao</i>	
 Author Index	 282